Download free books from our micro eBook library!

Written by industry experts, these free micro eBooks each contain valuable information on relevant topics in an easy-to-read format.

Log in or register to access all of our premium content at: myiconnect007.com
"If you care about signal integrity, you are sure to pick up a few nuggets of insight from this new eBook."

Eric Bogatin
Dean, Signal Integrity Academy
Teledyne LeCroy

This FREE micro eBook, written by signal integrity engineer Fadi Deek of Mentor, A Siemens Business, will benefit anyone interested in identifying the problems, root causes, and solutions surrounding electronic transmissions.

Free Download

1-007® Books
Current Trends in Signal Integrity

If you think signal integrity is just a design problem, think again. As board features get smaller, as speeds get faster, and as more is expected from everyone in the supply chain, signal integrity should have everyone’s attention. This month, our experts explain why.

FEATURES:

24 Experts Discussion: Signal Integrity and Impedance Control
by the I-Connect007 Team

32 PCB Signal Integrity Optimization Using X-ray Metrology
by Scott Jewler

40 HDI’s Beneficial Influence on High-Frequency Signal Integrity
by Happy Holden

FEATURE COLUMNS:

12 Planning a PCB: Signal Integrity and Controlled Impedance Considerations
by John (Josse) Steinar Johnsen

18 Fabricating for Signal Integrity
by Marc Ladle
185HR laminate and prepreg materials are manufactured using Isola’s patented technology, reinforced with electrical grade glass fabric. This system delivers a 340°C decomposition temperature, a lower Z-axis expansion and offers lower loss compared to competitive products.

High Thermal Reliability

185HR
High-Tg
Low Z-axis
CTE Material

185 HR Laminates & Prepregs

For maximum thermal performance and reliability

FEATURES

High Thermal Performance
  Tg: 180°C (DSC) (Base Laminate)
  Td: 340°C (TGA @ 5% wt loss)
  Low Z-axis CTE for reliability

T260: 60 minutes
T288: >15 minutes

Lead-free Compatible and RoHS Compliant

UV Blocking and AOI Fluorescence
  High throughput and accuracy during PCB fabrication and assembly

Superior Processing
  Closest to conventional FR-4 processing

Industry Approvals
  IPC-4101E-WAM1 /98 /99/ 101 /126
  UL – File Number E41625
  Qualified to UL’s MCIL Program

© 2017 ISOLA GROUP. ALL RIGHTS RESERVED.
New IPC Studies Show World PCB Market up in 2016 as North American Market Shrinkage Slows

Bringing Signals into Phase

COLUMNS

8 (Signal) Integrity for All by Patty Goldman

58 The Critical Importance of Rinsing, Part 2 by Michael Carano

64 Become an Expert! by Keith M. Sellers

70 Steve’s Particular Set of Skills (to become a World-Class Quality Manager) by Steve Williams

76 Pursuing New Solutions to the Electronics Sectors’ Skills Gap by John Mitchell

HIGHLIGHTS

22 Supply Lines

38 EIN & Market News

68 MilAero007

80 Top Ten PCB007

DEPARTMENTS

82 Career Opportunities

92 Events Calendar

93 Advertiser Index & Masthead
DiPaMat Inkjet Inks

- Legend Ink
- Etch Resist
- Soldermask (soon)

- Variable data printing
- Fast
- Ecological
- Efficient

BE FLEXIBLE.
GO DIGITAL.

AGFA, your partner for imaging solutions

Traditional Phototooling and UV Inkjet Inks
industrialimaging@agfa.com
We are just back from the IPC fall meetings and the SMTA International conference and show, held jointly every September in Rosemont, Illinois. More than 75 IPC subcommittee meetings were there for the taking—and not just sessions related to assembly, as one might think. Plus, the SMTA conference had 2–3 technical tracks on Monday and five tracks each of the next three days. The exhibition, if not huge, was solid. Each year, the show seems to get bigger and better (though it may still be called small by international standards).

So, that aside, our topic this month is signal integrity, certainly a common one in our industry. Signal integrity is achieved by controlling impedance, so my advice is to do that. There, I’m done. Just kidding...of course I’m not done. But if you are in PCB manufacturing and you think this is just a design problem and doesn’t concern you, please think again. As features on a board get smaller, as speeds get faster, and as more is expected from everyone in the supply chain, you too need to know. No sense hiding from it, so read on; this issue is for you!

To start, we introduce our newest columnist group, Elmatica, with Josse Johnsen authoring a primer on SI, covering basics that are important for both the designer and PCB manufacturer to know. Next, Viking Test’s Marc Ladle uses down to earth examples to show just how complicated PCB processing can be when trying to control impedance.

We also bring you a rather detailed discussion on SI with this month’s panel of experts: Mike Steinberger, SiSoft; Mark Thompson, Prototron Circuits; Yogen and Sunny Patel of Can-
MULTIPLE PLATFORMS

Drill/Rout/Optimizer X-Ray Vision

Drill/Rout Multi-Spindle CCD/RGB Vision

Dual Spindle All in One Vision System

SEEING IS BELIEVING

X-Ray - 8X Faster! with NEW concentric target

See inside your PCB measure your results!

TIME-TESTED FEATURES

Vision Simplifies
Post Etch Slot/Drill
X-Ray Optimization
CCD Camera Optimization “Smart Drill”

BarCode Job
Data Management

Panel Marking/Serialization
1700 Tool Library per spindle
Control Depth Drilling and Routing to 15 µm

Lights out Automation
Up to 6 Spindle Configurations

Automated Panel Prep (Flash Routing, Edge Beveling, Corner Chamfer, Panel Thickness Measuring)

Visit us! Hall B3, Booth 373
World PCB production reached an estimated $58.2 billion in 2016, up 2.2% in real terms, while North American PCB production decreased 0.1%, according to IPC’s newly published “World PCB Production Report” for 2016. The North American PCB market also continued its downward trend, but at just -1.7% in 2016, based on data published this week in IPC’s 2017 Annual Report on the North American PCB Industry.

The “World PCB Production Report” shows that more than half the world’s PCBs based on value are now produced in China, but Taiwanese companies are the leading PCB producers, fabricating most of their PCBs off-shore. India has the fastest-growing PCB industry in Asia and has joined the top 10 PCB-producing countries in the world.

The world report highlighted that rigid PCB production, which has slowed in recent years, was up slightly in 2016, while the previously growing flex segment decreased.
A BETTER IDEA

Valor® NPI
DFM JUST GOT EASIER!

Valor NPI software is industry's only automated PCB DFM solution, seamlessly connecting PCB design, fabrication, assembly and test processes.

With the latest version of Valor NPI, setup time for DFM rules can be reduced from weeks to days, and DFM results viewing time can be reduced by up to 50 percent.

LEARN MORE AT HTTP://WWW.MENTOR.COM/NPI

Mentor®
A Siemens Business
Editor’s note: We are pleased to introduce our newest column, which will be contributed each month by a team member from Elmatica.

Knowledge and experience are the two key elements when planning a PCB. Today’s PCB designers must have far more knowledge and understanding of the PCB production process than in the past. This is especially important when they plan and how they plan the stack-up, via span, routing and power distribution.

This article will focus on multilayer boards since these are the types of PCBs where we truly see the importance of planning in the day-to-day PCB life. On a double-sided board, you can of course use one layer as a ground plane, but critical traces are not easy to handle.

As a designer, you know your needs when it comes to signal integrity, electromagnetic interference (EMI) design and impedance requirements. The factors involved are:

- Number of layers
- Number of power and ground planes used
- Sequence of layers
- Space between the layers

To continue, we can say that:

- Signal layers carrying critical signals, should always be adjacent to a plane
- Power and ground planes should be as close as possible for best capacitance
- Power and ground planes can use other material with a higher Dk, for best possible capacitance
- High-speed signals should be routed on innerlayers located between planes for best possible shielding

Multiple groundings will lower the reference plane’s impedance, and reduce the common mode radiation from the high-speed signals. The lowest layer-count you need to achieve all of this is probably an 8-layer board (Figure 1).

However, these points can be very challenging. There might be a maximum thickness of the PCB that cannot be ignored; many plane layers will limit the number of signal layers. It can be difficult to get the wanted signal impedances, regarding distance between layers, track widths and gaps between tracks.

Signal integrity addresses the degradation of signal quality to the point where an error occurs. EMI focuses on the corresponding specifications, test requirements and interference between nearby equipment. For signal integrity, the key factor is to keep noise levels significantly below signal levels. Our noise margins are typical in the millivolt range for digital circuits,
Introducing...

R-5575  |  R-5470
Laminate | Prepreg

Contributing to the achievement of 5G mobile telecommunication systems

Features
- Low transmission loss for higher efficiency
- Halogen-free
- Multi-layered (up to 10 layers)
- Good to processability

Applications
- Power amplifier (Base station for wireless communications)

Aging effects for Dk/Df

Contact us

More information
but for EMI, emission levels must be kept in the microvolt and microamp range.

Ground impedance is at the root of virtually all signal integrity and EMI problems. To keep a low ground impedance is mandatory for both EMI and signal integrity. This is achieved with a solid ground plane. In fact, the main problem with ground impedance is the discontinuities that occur in the signal path, and it has a major impact on characteristic impedance control.

Copper thickness is not an important factor. At high bit rates, the skin effect dominates so the signal is pushed to the copper surface, which means that additional copper thickness is irrelevant.

These days, with more and more HDI designs operating well up in the GHz frequencies, characteristic impedance control becomes more important, but also more challenging to maintain, since distances between layers are shrunk. HDI and microvias require less distance between layers, and the fact that more layers will be squeezed within a given PCB thickness.

The biggest problem with maintaining impedance control is the signal path discontinuities, including the return path on ground plane. Ideally there should be a copper plane immediately underneath critical signals and the signal should refer to this ground plane without interruptions. The worst scenario (Figure 2) can be if the signal is leaving the ground plane and continues (e.g., along a voltage plane).

It is less problematic if the signal goes through the GND plane and continues on the other side of the plane (Figure 3). There is no issue with the reference GND since it is the same—just make sure that vias are kept as small and short as possible. The keep out (anti pad) diameter around the vias shall also be kept at a minimum.

There can also be cuts in the plane such as to large anti-pads (Figure 4). In this example, half of a differential pair is exposed over a miss-
Planning a PCB: Signal Integrity and Controlled Impedance Considerations

In this section, we explore the critical aspects of planning a printed circuit board (PCB) design, focusing on signal integrity and controlled impedance considerations. Understanding these principles is essential for ensuring optimal performance and reliability in electronic systems.

### Signal Integrity

Signal integrity is critical in PCB design, particularly in high-speed or high-frequency applications. There are several factors that can impact signal integrity, including:

- **Uneven Current Flow:** When the current path is not symmetrical, it can lead to unbalanced current flow. This can result in delays in signal propagation, increased series inductance, and other issues associated with signal integrity.

- **Cuts in the Plane:** Cuts in the ground plane or signal return path can introduce discontinuities. This can raise the characteristic impedance at the gap and may turn the opening into an antenna. Examples of such discontinuities include split planes where other signals are routed in the plane opening.

### Let’s Talk about Crosstalk

Crosstalk, another issue for both EMI and signal integrity, is defined as an unintended coupling between adjacent signals, GND or PWR connections. Increased space between critical lines is typically the solution. In some cases, this space can be used for less critical lines, particularly when coupling falls off with the square of the insulation distance. Increasing distances due to crosstalk can also become an issue in the z-axis of the PCB.

When starting a new PCB design, designers should communicate with manufacturers at an early stage. The following information is critical:

- **Stack-up with Impedance Requirements**

  Figure 6 shows a sample stack-up that reflects the drill and via span—information manufacturers must get before setting up a final stack-up. This includes:

  - **Final thickness of the PCB**
  - **What impedances are present on the various signal layers (single end and differential pairs) and their reference layers**
  - **Preferred minimum track width. This is valid information for manufacturers, to give the right values back for track widths, due to HDI and or fine-pitch components used in your PCB**
  - **If there are minimum distances between layers, due to crosstalk or other electrical reasons**
  - **If you have preferred materials, it can be dedicated materials or materials locked to an IPC 4101/(undergroup), you should mention it**
  - **Total size of the PCB**

These considerations ensure that the PCB is designed with the necessary signal integrity and controlled impedance considerations in mind, leading to a reliable and high-performance electronic system.
What you can expect back from the manufacturer is a:

- Complete stack-up, with copper and dielectric thicknesses, BOM (bill of materials)
- Track widths that you shall use on your impedance traces
- Space to use between the impedance traces (differential pairs)
- Calculation of the results above

You can now start your layout. Here’s a tip: Make your impedance traces visible to the manufacturer. You can have most connections routed with, for example, 100 µm, and if there are some single-end traces using the same width, the manufacturer cannot separate these from the others. What you can do, is to set the width of the critical single end traces to a slightly higher or lower value (e.g., 99 µm or 101 µm). This change is so small that it has no influence on the production, but it will now be possible for the manufacturer to separate these traces from the others.

As a designer you should know that the stack-up you have received from your manufacturer, with values used for your routing, is not final. At the stage where your layout is ready and you want your PCB produced, there will, in most cases, be some technical issues on impedance values asked by the PCB manufacturer. These are caused, for obvious reasons, by the fact that manufacturers do not have access to your production data (Gerber, ODB++, IPC-2581…) at the stage when the stack-up is done.

When manufacturers have received your production data, they will also calculate the percentage of copper you have used on your signal and plane layers. This will influence the types and prepregs to be used, and will affect impedances.

The manufacturer will inform you via technical queries that some changes must be done for you to get your requested impedances. These changes will normally be very marginal changes on track widths, gaps or layer distances, and will in most cases be accepted without too much arguing. If there should be a change in the prepregs that will lead to a change in the resin content, this will also change the Dk value and will be taken into consideration when impedances are re-calculated.

For the designer it is most important to get requested impedances, and when it comes to these minor adjustments, I consider the manufacturer to know best what to do.

I often compose start stack-ups for designers, and I often use the ICD stack-up planner from In-Circuit Design. What we’ve seen used by most PCB manufacturers is the software from Polar Instruments.

My final tip to you is this: Get started. Communicate with your PCB manufacturer and do not forget to include a netlist with your PCB production data. Enjoy the wonderful world of printed circuits!  

---

**John Steinar Johnsen (Josse)** is Senior Technical Advisor with Elmatica.
Highest Performance Dry Film Application
Compatible with Direct Imaging Features

- Best application for sub 5 mil features
- New EVEN pressure and heat Module
- Change lamination rolls in seconds
- Lamination rubber to match panel sizes
- Enclosed cabinet reduces dust
- 4 cassettes - to load film offline
- Very low maintenance
- Ease of use and reliability

Change Rolls in Seconds
Cassette Film Load Off-line
Rubber to Match Panel Sizes
Ease of Use and Training
Increased Film Placement Accuracy
Inline Operation

1-800-668-5447 • www.matrixusa.us
TORONTO • SANTA ANA • SANTA CLARA • CHICAGO
Signal integrity! In a world which is increasingly high-speed and digital, the chemical-dependent and mainly analogue-controlled world of PCB manufacturing is not always a comfortable partner.

In theory, the electronic performance of each PCB design is protected by the tolerances and material specification stated in the design package, but the further you proceed towards the limits of technical product performance, the more difficult it is to ensure you will get a perfect result.

Start with your base material. The copper thickness may be stated as 35 microns on the delivery paperwork but what is the real thickness of the copper? A lot of companies use a simple resistance-based thickness check to make sure they are using the right thickness but that will not tell you if you are starting with 35 microns or if the actual thickness is more like 33 microns. Copper is a relatively expensive commodity, and the process for foil production can be pretty accurately controlled. This means that material suppliers may use the allowed tolerance to their advantage by keeping the foil thickness closer to the lower limit of thickness.

Now let us consider a batch of 50 production panels passing through the inner layer process. Pretty early in the process you are going to have to clean the surface of the material to ensure your dry film photoresist will stick to the surface. Cleaning may be using an abrasive brush or chemical cleaning but either way you are reducing the copper thickness further.

Production processing is not a perfect science and reprocessing of material sometimes happens. Let’s say the dry film had a wrinkle on the surface. In this case the material cannot be used unless the film is stripped and then the panel has to pass again through the surface cleaning process and be re-laminated with dry film. In the process, we lose a little bit of extra copper thickness which then means one of our production panels is a little different from the rest with regard to the remaining copper thickness.

The etching process then removes the unwanted copper leaving the desired line width on the PCB. Again—life is not perfect—there is always some variation, as fresh etch solution is usually dosed into the machine in pulses so the etch rate is not the same from one panel to the next. Our panel which already has a little less thickness than the others in the batch is a potential worst case as it started with less copper so would etch just a few percent faster than the others, meaning the final track width will also be slightly thinner than the other panels. Poor working practice may mean that an under-etched panel is re-processed through the etch, which removes the unwanted copper but also takes a little more of what should have remained on the track with it.

After stripping the dry film and inspecting the panels, they usually pass through a reducing oxide to roughen the copper surface in preparation for multilayer lamination. The oxide pro-
Soldermask for the Digital Era

www.electrapolymers.com
cess takes a further skim of copper from both the height and width of the tracks.

There are some fail-safes to try to help us with the above problems. Automatic optical inspection can certainly check for over-etched panels, but in truth the capability is very limited. Nearly every machine is only able to access the width of the top surface of the track which leaves a significant open question about the shape of the sidewalls of the tracks. Undercut of the copper due to over-etching may not be apparent at inspection but it can significantly reduce the cross-sectional area of the conductor. There is also no way to be sure of the actual copper thickness remaining without a destructive microsection being taken—and there is no guarantee that every panel is the same as the next anyway.

The outer layer process is like the innerlayer process in so much as there are plenty of opportunities for variation—especially due to copper thickness variation through the plating process.

The outer layer process is like the innerlayer process in so much as there are plenty of opportunities for variation—especially due to copper thickness variation through the plating process.

We end up with a finished panel which potentially has quite a lot of variation in the cross-section of its conductors. All of the inspection processes have passed and been declared within tolerance but the variation is still there. For signal integrity, this variation can be quite a headache. It is possible to measure the variation with a high specification flying probe test which can test the exact resistance of every conductor, but this is a long and expensive way to test a panel. You can reduce variation by demanding than no re-processing of material is allowed at any time but there is a potential cost implication for this approach.

If your one in 50 panels is particularly unlucky it may get hit hard at every stage of the process. This worst-case scenario can lead to some disappointing results when the product is populated with components and product testing commences.

So far, all the points raised here have related only to the most basic of parameters which could affect signal integrity. Higher and higher signal speeds mean that the bar is constantly being raised with regard to reducing process variation. At the highest signal speeds, the smooth finish of the copper becomes a significant factor to ensure performance of the circuit. The so-called “skin effect” reduces the speed of the signal as the surface of the copper becomes rougher. At a couple of the normal manufacturing stages we went out of our way to roughen the surface of the copper to ensure good adhesion. The stronger the treatment of the copper, the worse the signal speed becomes. Adhesion against signal speed—two target conditions that are in significant conflict with each other.

If you are a buyer or user of circuit boards, this may give you some idea of why there can be significant variation in circuit performance when you compare products from different fabricators. It is not necessarily a reflection of anyone doing anything wrong, just manufacturers working within the allowed parameters.

In adversity, there is often opportunity and I am pretty sure this is the case with high-speed signal transmission within circuit boards. Material suppliers are working hard to ensure their side of the copper has the required finish. Good fabricators will do their best to find ways to achieve the same. This market requires consistency from batch to batch to make sure that the end-product performs as required. If you can fulfill the brief your factory is likely to be busy for a little while.

Marc Ladle is director at Viking Test Ltd. To contact Ladle or to read past columns, click here.
Topics of instruction and tutorials will range from flexible circuit metallization to designing a reliable and cost-effective HDI-circuit — this event promises to provide quality education and networking opportunities.

Subject matter experts from many of the industry’s leading companies in this field will share their best practices, and proven methods of success, including:

- TTM Technologies
- Dow Chemical
- NSWC Crane
- Flexible Circuit Technologies
- Pioneer Circuits
- RBP Chemical Technology, Inc.
- Saturn Electronics
- Uyemura
- San Diego PCB
- DuPont
- Nextflex
- HDPUG

MORE INFORMATION
REGISTER TODAY

Sponsors

Exhibitors
MacDermid Enthone Electronics Solutions Launches MacuSpec AVF 700 Process
MacDermid Enthone Electronics Solutions, a MacDermid Performance Solutions business, announces the release of the MacuSpec AVF 700 process, a high-performance electrolytic copper metallization for the filling of microvias in printed circuit boards.

Ventec Shares Their Insights on the Laminate Market, Part I
I-Connect007’s Barry Matties sat down with the COO of Ventec USA/Europe, Mark Goodwin, to discuss the laminate market, the market segments behind that growth, and how Ventec has positioned itself in the thermal management space.

Orbotech to Supply Unimicron with Industry 4.0-compliant DI, AOI and AOS PCB Production Solutions
Orbotech Ltd. today announced a multi-million-dollar agreement with Unimicron Germany GmbH (formerly RUWEL International) for the purchase of Orbotech’s direct imaging (DI), automated optical inspection (AOI) and automated optical shaping (AOS) PCB production solutions.

High-Throw DC Acid Copper Formulation for Vertical Continuous Electroplating Processes
The electronics industry has grown immensely over the last few decades owing to the rapid growth of consumer electronics in the modern world. New formulations are essential to fit the needs of manufacturing printed circuit boards and semiconductors.

Insulectro Inks Deal to Distribute Dupont Electronic Inks for In-Mold Applications
Insulectro is entering a deal to distribute DuPont conductive inks for in-mold electronics (IME).

Laser Patterning & Metallization to Reduce Process Steps for PCB Manufacturing
This paper details a new methodology for the plating of conductive features onto glass dielectrics.

A laser is used to ablate material from a glass substrate in the desired pattern, and copper is “seeded” into these features using laser-induced forward transfer of a copper foil.

Rogers Introduces CLTE-MW Laminates for 5G and Other Millimeter Wave Applications
Rogers Corporation has introduced CLTE-MW laminates, a line of ceramic filled, woven glass reinforced PTFE composites. CLTE-MW laminates were developed to provide a cost-effective, high-performance material for the circuit designer. This unique laminate system is well suited for applications that have limitations in thickness due to either physical or electrical constraints.

Isola Group Names Industry Veteran Sean Mirshafiei Global VP of Marketing
Isola Group, the leading global and local manufacturer of copper-clad laminates and dielectric prepreg, has named industry veteran Sean Mirshafiei to a new position of global vice president of marketing. Sean is no stranger to Isola having held several positions in the company prior including director of strategic marketing and business planning, and director of high-speed digital products, among others.

‘Can Do’ in CAM Outsourcing
Time-to-market has been the mantra for every successful technology company. The best among them have strong and integrated supply chains that march to the drum of the OEMs and EMS providers that bring that technology to market. A big part of that success, especially in North America and Europe, is the ability for PCB manufacturers to turn around complex PCBs very quickly. The hallmark of PCB production in these higher-tech, higher-cost regions is flexibility and responsiveness.
UCE WET PROCESS LINE

Etchers  Scrubbers  Developers

PTH  Oxide Replacement

THIN CORE HANDLING • PC CONTROL • RELIABLE • LOW COST

CLICK TO VIEW OUR UCE WET PROCESS LINE

The leading European PCB Equipment and Parts Supplier

www.vikingtest.com
sales@vikingtest.com

Visit us! Hall B3, Booth 444
Experts Discussion:
Signal Integrity and Impedance Control

by the I-Connect007 Team

When the content gathering for an issue on signal integrity and controlled impedance was officially underway, our I-Connect007 editorial team’s first stop was an “experts discussion” with industry experts: Mike Steinberger of SiSoft, Mark Thompson of Prototron Circuits, and Yogen and Sunny Patel of Candor Industries. This teleconference call was a whirlwind at times, but we captured valuable information that we have distilled here, for our readers.

We started the conversation by asking that all important question: What are some of the challenges in signal integrity that are not being addressed right now? Mike Steinberger said that two points came immediately to mind:

“The large point is in the analysis of error-correcting code performance on high-speed serial channels. …I think that the benefits of error-correcting codes have been oversold, in that the performance analyses for error-correcting codes have been based on assumptions that are appropriate for radio channels, like where you have a lot of added noise—so a satellite channel or something like that. Therefore, the errors are completely uncorrelated. The fact of the matter is that on high-speed serial channels the errors are more correlated than that…I did some simulations and was able demonstrate that the correlation of errors is due to the inter-symbol interference. It’s a very practical problem from a simulation perspective, but people simply haven’t been doing that analysis. I predict that eventually error-correcting codes aren’t going to give people quite the performance boost they expected.

“A smaller thing, but also important, has to do with what happens when you have a cut-out in a reference plane. Suppose you have a transmission line that’s going over a ground plane, for example. It gets to a certain point and there’s a cutout in the ground plane. What happens when the transmission line hits that discontinuity? There are return currents flowing in the reference plane and those currents have to go someplace. Well, now, the return currents aren’t going to flow all the way around this discontinuity to meet up at the other side. It turns out what the return currents do is...
ENTER THE JET AGE

INKJET

BY TAIYO

INKJET SOLDER MASK
IJSR-4000 JM01

TAIYO AMERICA
Your Ultimate Solution

Phone [775] 885-9959 • www.taiyo-america.com • info@taiyo-america.com
transition to whatever the closest plane is, regardless of whether you have a return via. So you don’t need ground vias to have this transition of the return current occur, and it turns out that there is a very simple formula for what amounts to an inductance that the return current goes through when it transitions from one reference plane to another. This is a piece of knowledge that all signal integrity engineers should understand, and basically none of them do…You get it from closed-form equations.

“Those are two immediate topics that I think need to be addressed, and the other thing we had better start thinking about is that we may be approaching a brick wall when it comes to throughput on serial channels. I’m going to take another chance here and say that there is going to come a limit, and we may be starting to get close to that limit.”

Mark Thompson had further thoughts on this:

“We’ve been spending so much time over the last 10 years beating up the material manufacturers from the other side saying, ‘Look, we need specific dielectric constants. We need specific loss tangents.’ Now we’re at a time in the existence of electronics and circuit boards that we’re beating up the copper foil manufacturers for surface roughness because we’re literally at a stage where 25 gig is the key, and at that stage any surface tooth or surface roughness is an issue. It’s strange that we’ve gone from a situation where we beat up material manufacturers to the point where we’re beating up copper manufacturers to get surface roughness down to a minimum.”

According to Steinberger, Rogers has observed that when they measured transmission losses for two different kinds of copper—rolled annealed and electrodeposited—they found that the roughness models we’ve been using modeled the electrodeposited copper quite well but overpredicted the losses for the rolled annealed copper—by a lot. He added this:

“I find this fascinating because I’ve never been satisfied with the modeling of conductor losses. I see these bewildering models of conductor roughness and I ask, ‘Where is the underlying physics? I’m not really seeing it.’ I learned a theory that says, ‘You’ve got a very lossy dielectric layer next to your electrodeposited copper. That’s why you’re getting the transmission losses. Not specifically because of the actual physical shape of the copper surface itself.’ Maybe people will start asking you for rolled copper instead of electrodeposited copper.”

Thompson noted that some of their customers have asked for RA copper, as opposed to the electrodeposited. He also commented, “Remember when people were asking for things like an 11-degree offset on a panel to minimize having to deal with a structure sitting over the top of a glass knuckle or weave in the material, or even things like a skin effect due to differential pairs that were dipped in deep gold that didn’t have any solder mask over the top of them. It’s not as prevalent as it was in the last ten years.”

According to Steinberger, that could be because “people end up routing at different angles anyway so you don’t have these really long straight lines—or you shouldn’t have these long straight lines—that they had on the test boards where they were measuring these effects to begin with. I never was happy with that whole discussion of weave effect. One reason was simply the emotional tone that got tied to the whole subject and the other is that people pointed to these weave effects, particularly the skew, which would be induced on a differential pair and talked about how you had to keep that differential skew down. But you can accept a certain amount of skew. You get a little bit of degradation but as long as you keep the skew within, say, an eighth of a wavelength at the maximum frequency of interest, the effects can be minimal.”

Sunny Patel added his perspective at this point:

“We make boards for different technologies, and we can control the impedance to nearly
2%. We can talk about the challenges with keeping those tolerances that tight, like how the dielectric thickness and the etching characteristics in plating are really the key parts of the fabrication process.”

Yogen Patel added, “We know that most manufacturers control impedance close to 10% most of the time. To control to under 5%, they charge so much extra money. There are three main differences between the conventional process as we call it and our process. First, our press is resistive-heating so the outer layer copper becomes a heater, and that’s why we don’t have to press at 350 PSI—we use 230 PSI—so the dielectric is very consistent across the whole panel. And then we drill, clean the holes, and panel plate copper over the whole board, which is the second difference. This makes for very consistent coper thickness over the whole panel and in the hole as well. And the third major difference is our positive-acting electrodeposited photoresist, where the areas exposed to UV light develop off. Then we etch in cupric chloride. In this way, we get very uniform conductors, and that’s how we get controlled impedance to close to 2%.”

Continuing, Sunny added, “The main issue on the board fabrication side is consistent lamination, making sure that the board shop has a good, consistent way of measuring at different weaves and resin contents. If a PCB manufacturer is pulse plating, the consistency will be pretty good, but that’s generally one of the areas where most will have difficulty—with copper plating and copper etching as well. So, people with more direct imaging and pulse plating technology, or our way of doing things, will get you finer impedance characteristics. But a lot of it comes back to the engineers themselves, discussing stackups and what they want in the end with their PCB supplier—having that thorough conversation with the engineer on the board side to ensure that what they want is what they’re going to get with the stackup. Those are the two main things: The process has to be controlled and consistent, and there has to be a clear communication with the design engineers.”

Mark Thompson had more to say about interaction with the design engineer:

“I agree with you guys regarding the negotiation process. If a customer approaches you before they have a design ready, and their engineer has just told them, ‘I have 8-, 10-, and 12-layer boards, and I need to get a slew of impedances from you, and a dielectric stackup with effective dielectric constants for each of the subsections,’ there are several questions that must be asked at that time. A lot of us come up with an impedance checklist that asks all those basics, such as: What’s the material type? What’s the copper weight? Where will the impedances reside? What are the thresholds in tolerances (e.g., 100 ohms, 120 ohms, 75 ohms)? And what are the intolerances associated with it (2%, 5%, 10%, etc.)? At a stage where there has been no layout done and no actual artwork exists, it’s difficult from a fabrication side to crawl into the customer’s head and picture what it is he’s trying to accomplish.”

“But if you’re dealing with a fabricator that has not dealt with coplanar waveguides properly, they’ll come back and say, ‘Cosmetically, we want to route this thing out and don’t want to see any burring, so we’re going to hack back that launch pipe three or four thousandths,’ which is doing a huge detriment to you as the end user. Obviously, in a coplanar waveguide, the launch needs to reside right at the part edge, and the end-user is well aware that the exposed copper there is really what you want to see. You really want to see it actually meeting with the Z-axis and you don’t want to trim it back in any way.”

Thompson then shared an experience in which a material manufacturer shipped in very consistent material up to a point and then suddenly all the impedances were off; it was linear and all in one direction. After cross-sectioning, they discovered that the various laminate materials were all ~1 mil thicker than previously
predicted. They learned that a change had been made in the supplier’s manufacturing process at one location which resulted in a slightly different dielectric thickness.

“That was a problem for us, because they were sending prepreg and core materials from two sources. How could we possibly predict impedances for a customer when we couldn’t even predict the dielectric impedances of the prepregs that were being used?”

Thompson mentioned a couple of other challenges, such as when a customer makes a change but the revision does not provide for a reference plane—“they’ve inadvertently placed a bunch of differential pairs over split sections, and you don’t have a proper reference plane.” He also mentioned that some things, such as lengths cannot be controlled; lengths of less than 0.300 mils are very difficult to control.

Getting to the fab side of things, our panel discussed the challenges specifically for manufacturing including variation in the etching and plating areas, as well as techniques to minimize any signal losses in a Class 3 mil/aero world. According to Thompson, blind, buried or epoxy-filled vias may require an additional wrap plate which could affect impedances.

At this point, Steinberger expressed concern, referring to a time, 10–15 years ago, when non-functional pads were removed, but today, the dense board geometries mean this can be risky.

“I start to wonder more about pad sizes, backdrill precision, and the fact that I can’t get big enough anti-pads on my vias to get the impedance I want... From my end of it, I’d like to remove all the pads. If I could get away with a pad diameter equal to the drill diameter at my routing layer, where I did want to connect to the trace, I’d do it.”

Sunny also had thoughts on this.

“Technology in general has yet to catch up to what we require. The new types of lay-up, back straights, calculations, algorithms—are all trying to get back to what you’re saying, to remove those non-functional pads and get that alignment to where we need it to be for perfect manufacturing. We think that probably helps with the impedance control side of things, though there is more testing to be done.”

Yogen added, “But by using the positive-acting electrodeposited photoresist, we can consistently make landless vias, so you don’t need a pad. Also, you mentioned wrap plating, which you wouldn’t need. Once you have proper plating in the hole and on the surface, why would you need a wrap? We should concentrate on cap plating.”

Steinberger then raised a question: “Is there any conversation about eliminating the via stubs for extremely high-frequency signals? For example, are people going to multiple laminations so that they can keep vias confined to sublaminates, or are designers driving you to get the absolute minimum via stub length on a back-drilled via, stuff like that? Part of the reason for my question in general is—at least in the design spaces I do happen to have experience in—it’s all about the vias.”

In response, Yogen mentioned one of his customers, who had asked for back-drilling right to the layer, leaving very minimum stub, with Sunny adding that they still have the sub-drilling customers at the same time, which results in a “mixed bag.” Sunny feels that there is no clear direction as to which way is more popular on a design side, but stated that sub-laminate drilling is more expensive than back-drilling. Thompson agreed that having to do either blind, buried, and/or back-drilled vias will create far costlier scenarios.

Continuing the subject of vias, Steinberger said, “The other thing that people aren’t aware of is that, if you have even a relatively small back-drill stub, there is a fringing capacitance at the end of that stub which is quite significant compared with the total capacitance of the stub as transmission line. You really have to back-drill the stub to something smaller than the pad diameter in order to start really...
Integrate is a new approach to bare board PCB quality assurance. We address and are responsible for 100% of your tail end QA needs, whether it’s AOI, testing, final inspection, or a combination of all three. We can provide the service in one of our service centers or fully integrate within your facility.

WHAT IS INTEGRATE?

WHAT MAKES IT DIFFERENT?

Partnership pricing. Payment is based on product that actually passes quality assurance, not on panels produced or tested. Our success is built entirely on how successful we can help you become.

7000 jobs tooled per month

18100 orders processed per month

24,500,000 boards processed per month

Find out if our Integrate solution is right for you!

www.gardien.com/why-integrate
eating into that fringing capacitance. That’s something people don’t generally think about and I wonder how many people have been able to see a characterization. It’s enough to get your attention.”

Yogen said, “Companies have to start using the landless via, like what we produce. We invented our process in 1995 and have been using it for the last 20+ years. With the positive-acting electrophoretic photoresist, whatever pad size you put that’s what comes out, so if you have 6 mil holes then make the pads 7 mils; you get extremely reliable landless vias, and now with direct imaging technology you can get even closer.”

At this point, Happy Holden referenced an article on landless vias that he wrote last year.

“There are four different ways of doing it, one of which is the positive electrophoretic resist. But there are three other ways: the direct imaging machines, the Hewlett-Packard method that they got from the Japanese (which doesn’t require any change in imaging registration), and then there’s the Russian method. Anybody can use the Hewlett-Packard and Russian methods; they are free and no change of equipment or process is required—just a change in artwork. I’ve made more landless vias than everyone in the world put together, but the article mentions all four methods.”

When Steinberger asked why more companies don’t make landless vias, Holden’s response referred to IPC specs, which require a minimum pad size to surround any via or hole.

Holden: “Landless vias were never adopted by the IPC, though we (HP) have data that shows landless vias are 10-times more reliable than vias with lands. The landless via and its reliability blows a hole in Class 1, 2, and 3 [of the IPC specs]. HP did extensive testing: on different hole diameters, different thickness of boards and different sizes of vias, and we found out that our Japanese partners apparently knew a lot more than we did, and they were less subject to influence from the IPC. You needed a pad 50 years ago because we used to crimp actual leaded components, not to the whole barrel but to the pad, and because we’ve been doing it for 60 years, the industry thinks we have to do it forever, even though it’s detrimental to both reliability, density, and signal integrity. Hewlett-Packard used them exclusively once we discovered the secret, and nobody bothered to look at our boards closely enough to realize there weren’t any lands on those vias. They’re covered with solder mask, so you don’t really see it.”

Yogen added, “We have data on 6-layer landless vias that pass 1,000 IST cycles; the IST person says it’s much better, because there’s no pad to anchor it and then crack. Normally the pad will only anchor to the laminate and then crack at the knee of the hole. But if you’ve got no pads, then you’ve got no corners to crack.”

Steinberger mentioned that he intends to contact a few colleagues, who he said, “are actively designing a system at 28 gigabits and starting to plan for 56 gigabits” and pick their brains about landless vias.

Holden concluded this portion of the conversation by reminding us of days gone by: “Hewlett-Packard, in my day, was operating at 150 GHz for microwave test equipment, and the test equipment had to be nearly 8 to 10 times better than what we were measuring; even back in the ‘90s and the 2000s, we were way over 150 GHz. So, making very sensitive test equipment, you do a lot of testing, and you find out a lot of myths aren’t correct, and in fact they’re detrimental and not being controlled by military standards or things like that.”

This conversation next ventured into design territory, which we will excerpt in the October issue of The PCB Design Magazine.
Innovation: it’s what leaders do.

For over a decade, the world’s top flex PCB processors have relied on ESI’s advanced laser processing solutions to drive innovation and stay ahead.

Can you afford to make the wrong decision? Future-proof your investment in flex PCB with ESI’s family of laser processing solutions, and maintain your innovation advantage.

Align yourself with the industry leader and let ESI take care of your flex PCB drilling needs.

ESI’s family of FPC laser processing solutions.

5335 GemStone

Flex5335 LodeStone

5335xi RedStone

For more information, visit us at www.esi.com
PCB Signal Integrity Optimization Using X-ray Metrology

by Scott Jewler
SILICON VALLEY X-RAY

Murphy’s Law

It happens again. A new backbone router/switch build or a line card upgrade is approaching completion when something goes wrong. The system won’t operate at the targeted data rate. Deadlines are looming and the root cause of the problem is buried somewhere in a big rack of electronic components. The integrated circuits were all speed tested prior to printed circuit board assembly. There must be a problem in the system assembly, but where?

For some time, control of printed circuit board manufacturing to specification has relied primarily on coupon tests. These are time-consuming and often poorly represent the live portion of a panel, much less a population of panels. Modifications to designs, variations in line and space widths, and misalignment of layers can occur without the supplier being aware of the impact these changes have on the system’s performance. Electrical test methodologies for bare boards are difficult to maintain, expensive, and provide limited information. Engineers are left to commit large amounts of money to board builds and cloud server manufacturing and hope the PCBs perform per design.

The challenge is getting harder

As the industry moves rapidly to full deployment of 28 Gbps backplanes, many cloud hardware and PCB manufacturers are just beginning to regain confidence that what they build will work as intended. But 56 Gbps backplanes are just around the corner, or already in the driveway for some companies. And line cards are not far behind. These faster data rates require even tighter design compliance and PCB process control.

Certainly, much of this battle will be fought on the design side. Single layer routing, sacrificial vias, and other techniques can mask PCB process variation. But is this the most desirable or cost-effective solution? The time is right for a new generation of metrology tools that will enable PCB manufacturers to build better products and for network designers to unleash the performance of their products without worrying about variances in as-built boards.

The Back-Drill Dilemma

Via stub length for high speed nets has been an industry concern for some time. Back-drilling to shorten the length of the via stub extending beyond the internal signal layer is a relatively cheap and effective solution and has been
Flexible, reliable Supply Chain Solutions
high quality copper clad laminates & prepreg bonding materials

Ventec International Group is a world leader in the production of high quality and high performance copper clad laminates and prepregs, with full R&D and product development capabilities. Our global distribution means we can readily supply our products to all markets in all geographic areas.

Visit us in Hall B3 Booth 244

Ventec International Group
179 Ward Hill Ave,
Ward Hill, MA 01835,
United States
T: 978-521-9700
E: ordersCA@ventec-usa.com
Follow @VentecLaminates

www.venteclaminates.com
widely deployed for nets up to 28 Gbps. Stubs can typically be terminated within 12 mils of the target signal layer pad, using cross-sectioning of test coupons to check a few of the resulting stub lengths after back-drill.

However, some manufacturers are reporting the need to control via stubs to six mils maximum for 56 Gbps nets. Are backplanes being shipped today able to operate at these higher speeds? Net-by-net electrical testing using time-domain reflectometry (TDR) provides some level of compliance testing but is it sufficient or practical? Figure 1 shows a cross-section view of a typical back-drilled via stub. While back-drill accuracy can be measured in this way, it is certainly insufficient to meet these emerging requirements for precision.

Other Challenges
While stub lengths are a major culprit in the failure of high speed PCBs, they are not the only problem. Stub drilling can be misaligned resulting in slivers in the via. Coupon tests in the corner of a board are unlikely to provide any useful information about this kind of defect. Even with good stub length control, other things can go wrong. The as-built net impedance may just not match the design value. Has the design been modified for manufacturability? Is the variation in line width and space greater than intended? Countless hours of engineering time and weeks and months of new product launches have been lost searching for these kinds of variations. And this challenge will only increase as data rates are accelerated.

What’s next?
A look into other parts of the electronics ecosystem illuminates the direction that board making must go to meet the needs of the most demanding customers. The semiconductor industry faced similar problems some time ago. Existing line monitors and controls failed to detect variation that led to device failures. KLA and other manufacturers introduced new defect detection and metrology tools. These tools didn’t go into a measurement lab outside of the manufacturing area, they went directly into the line and were integrated into the process routing. By integrating real-time metrology into manufacturing, semiconductor makers have been able to pack more and more circuitry into the same space while increasing operating speeds and reduction power consumption.

Metrology in PCB Manufacturing
Even if net-by-net electrical testing was more cost-effective, at best it is a screening tool to catch non-compliant boards before they are populated with integrated circuits. Drill surface detection helps but as board layers increase, variation in the position of signal layers in the full board stack become greater and greater.

The structure of PCBs and the measurements that are required to drive improved process control clearly point towards a transmissive metrology solution that can look through a board stack and detect non-compliant stub lengths or slivers from misalignment. But what about accurate pre-mapping of actual signal layer position across the entire area of a high-speed board? Would not this information allow for significantly more accurate back-drilling?

High Speed X-ray Metrology
X-ray tools have been used in PCB assembly for a long time. These systems are extremely fast but do not provide sufficient resolution to drive the improvements described above. High resolution X-ray systems are being installed by some PCB manufacturers for failure analysis,
Move into the future with the latest innovations in Fabrication Technology from the Industry Leader!

COBRA II
Hybrid laser system

689
6-station precision drilling and routing system

HS-1L DS
Single-station, dual spindle high-speed system

136L
High accuracy and speed

154L
Large panel applications

HS-2L
2-station, high-speed

129
Single-station precision system

Manufacturers of precision Micro-Machining Solutions for over 50 Years

Visit us! Hall B3, Booth 471

www.excellon.com
but these tools are much too slow to provide useful data on the thousands of high-speed nets on a single board, not to mention a line producing hundreds of boards a day. But a new X-ray technology has entered the market that provides both the speed and resolution. And by integrating advanced image analysis and machine learning software with this new high-speed X-ray solution, the era of high-speed X-ray is upon us. A tool with these capabilities is currently under development with commercial release anticipated in the first quarter of 2018.

What does this mean for PCB manufacturers?

1. Stub compliance. No more shipping boards with only coupon test data. 100% of the high-speed net via stubs can be quickly and accurately measured prior to shipment.

2. No more slivers from back-drill misalignment. Slivers are a killer and can occur randomly across a board. As layer counts increase, back-drill alignment becomes tougher. At the same time, denser designs limit the drill size that can be used for back-drilling, taking away even more design margin.

3. 56 Gbps and higher speed boards are no longer stub length limited. State-of-the-art for stub length is about seven mils maximum today. It is crucially important that the PCB industry move to shorter stub length technology.

This can only be achieved by contour mapping of signal layers as laminated. High-speed X-ray metrology is the only method available to map the signal layer position in a board stack and feed this information into the drill recipe to individually target the drill depth for each individual net.

What about their customers?

1. Time to market. High-speed X-ray is the only means of confirming that the dimensions on the finished board match those in the design. New product introductions (NPI) can quickly identify the causes of any performance issues on a single cycle.

2. More design margin available. Instead of using design margin to accommodate poorly manufactured boards, designers can instead optimize for cost and performance.

3. Credibility in the field. When a manufacturer sells a router or switch that is field upgradable, they need to know that the backplane can perform at higher speeds than as originally shipped. Line card swaps that turn into forklift box exchanges are a terrible outcome for everyone that can be avoided by tightening PCB manufacture process control and ensuring compliance.

Conclusion

The electronics industry is characterized by continuous improvements in size and performance. As the industry moves forward, inflection points arise where doing things the same way can no longer achieve acceptable results. We are at that point in high-speed networking applications now and the quantity of boards that need to meet these tighter specifications is only going to grow. High-speed X-ray metrology allows contour mapping of as-built signal layers for tighter targeting and compliance testing of stubs and other features for conformance to design.

Scott Jewler is co-founder of SVXR, an X-ray metrology company bringing new and innovative technology to the printed circuit board industry. To contact Jewler, click here.

---

Figure 2: X-ray of multilayer PCB with wide dynamic enabling detection of individual signal layers.
Global Wisdom • Local Presence
智慧大汇 实地创成

The World's Most Representative PCB & EA Show for Sourcing and Information Exchange!
- Visit the global biggest ever show to see the latest products and solutions from close to 550 exhibitors and more than 2,600 booths across a massive exhibition space of over 82,000 sq.m. covering 3 halls.
- Check out more products and technologies of Hong Kong PCB manufacturers as well as their future development at the Hong Kong Pavilion co-organized by Hong Kong Productivity Council.
- Other onsite events like International Technical Conference, PCB Design Conference, PCB Design Competition, Golf Tournament and Welcome Dinner provide you with vast educational and networking opportunities.

Pre-register now at www.hk pca-ipc-show.org for free and fast admission!

Shenzhen Convention & Exhibition Center  China
Halls 1, 2 & 4
www.hk pca-ipc-show.org  2017.12.6-8

Organizers:
HKPCA
Ms. Mantha Wong
T: (852) 2155 5099
E: secretary@hk pca.org

Ms. Amanda Li
T: (86-755) 8624-0033
E: amandali@hk pca.org

IPC
Mr. Chuck Li
T: (86-21) 2221 0072
E: chuckli@ipc.org

Show Enquiry:
Event Manager - Baobab Tree Event
Hong Kong & Overseas – Ms. Faye Lau
T: (852) 3520-3612
E: faye.lau@baobab-tree-event.com

China – Ms. May Chen
T: (86-20) 133-6057-8272
E: may.chen@baobab-tree-event.com

Follow us on WeChat!
Insect Eyes Inspire New Solar Cell Design
Packing tiny solar cells together, like micro-lenses in the compound eye of an insect, could pave the way to a new generation of advanced photovoltaics, say Stanford University scientists.

Scientists Move Graphene Closer to Transistor Applications
Scientists at the U.S. Department of Energy’s Ames Laboratory successfully manipulated the electronic structure of graphene, which may enable the fabrication of graphene transistors that are faster and more reliable than existing silicon-based transistors.

Scientists Create World’s First ‘Molecular Robot’ Capable of Building Molecules
Scientists at the University of Manchester have created the world’s first ‘molecular robot’ that is capable of performing basic tasks including building other molecules.

Convergence of Big Data, IoT and AI to Drive Next Generation Applications
Disruptive technology innovations in the information and communication technology (ICT) space, such as artificial intelligence (AI), Internet of Things (IoT), self-service visualization and structured query language (SQL), have deeply permeated various applications and markets.

Medical IoT Enabled by Convergence of Sensor Technology and Connectivity
Healthcare is facing one of its major turning points in decades. After penetrating the consumer market, the digital revolution and its related IoT concept is rapidly changing health models.

A New Way to Print Electrical Circuits
Within 15 minutes of meeting Mark Hersam, PhD, a renowned nanotechnology expert and professor of materials science and engineering at Northwestern University, Ethan Secor knew he wanted to work with him. Secor, a fifth-year materials science and engineering PhD candidate, didn’t have a project in mind at the time, but when Hersam had an opening in his research group, he jumped right in—and hasn’t looked back.

Highly Flexible, Wearable Displays
Engineers have created wearable displays for various applications including fashion, IT, and healthcare. Integrating OLED (organic light-emitting diode) into fabrics, the team developed some of the most highly flexible and reliable technology for wearable displays in the world.

Thin, Flexible Device for Efficient Cooling
Engineers and scientists from the UCLA Henry Samueli School of Engineering and Applied Science and SRI International, a nonprofit research and development organization based in Menlo Park, California, have created a thin flexible device that could keep smartphones and laptop computers cool and prevent overheating.

Flexible Hybrid Electronics and Sensors Impacting the Automotive Industry
FlexTech, a SEMI strategic association partner, will host a one-day Flexible Hybrid Electronics and Sensors Automotive Industry workshop in Detroit, Michigan on September 13, 2017 to explore how FHE adds functionality, decreases weight and impacts design.

Nanocarbon Materials are Challenging Silicon, from Transparent Electronics to Bendable 3D Displays
The superior characteristics of nanocarbon make it an extremely promising material for numerous current and future applications.
Six reasons why outsourcing CAM Engineering can be a great idea for you:

- **Reduced Costs**
- **Fast Turnaround**
- **On-Demand Capacity**
- **Improved Automation**
- **Build Redundancy**
- **Improved Quality**

...and here is the delivered value:

<table>
<thead>
<tr>
<th></th>
<th>In-House</th>
<th>With Entelechy</th>
</tr>
</thead>
<tbody>
<tr>
<td>Availability</td>
<td>48 weeks</td>
<td>52 weeks, 24/7</td>
</tr>
<tr>
<td>Overhead Cost</td>
<td>&gt;30%</td>
<td>0%</td>
</tr>
<tr>
<td>Scalability</td>
<td>Limited</td>
<td>Unlimited</td>
</tr>
<tr>
<td>Redundancy</td>
<td>Variable</td>
<td>100% Bulletproof</td>
</tr>
<tr>
<td>Operational Efficiency</td>
<td>Status Quo</td>
<td>Continual Improvement</td>
</tr>
<tr>
<td>Total Cost</td>
<td>Fixed</td>
<td>Significantly lower</td>
</tr>
</tbody>
</table>

"In our company, the CAM department was the bottleneck. As a result of our working with Entelechy, we can now accept orders that we had to refuse in the past."

-Thomas Hofmann, CEO/Owner

Click here to check out our risk-free Quick Start program»

We deliver the highest quality PCB CAM and Mechanical CAD engineering services to customers around the world. We can help you beat your competition by teaming up with us.

www.entelechyglocal.com
Introducing the Benefits of Microvias

The increasingly widespread use of fine-pitch ball-grid array (BGA), chip scale packaging (CSP), and other evolving technology form-factors means that new fabrication techniques must be used to create printed circuit boards (PCBs). In addition, extremely fast clock speeds and high signal bandwidths challenge systems designers to find better ways to overcome the negative effects of noise, radio frequency interference (RFI) and electro-magnetic interference (EMI) have on their product’s performance. Finally, increasingly restrictive cost targets are compounding problems associated with today’s smaller, denser, lighter, and faster systems.

Staying competitive and delivering the products people want means seeking out and embracing the best available technologies and design methodologies. The use of PCBs incorporating microvia circuit interconnects is currently one of the most viable solutions on the market (Figure 1). Adopting microvia technology means that products can use the newest, smallest, and fastest devices, meet stringent RFI/EMI requirements, and keep pace with downward-spiraling cost targets.

What are Microvia Technologies?

Microvias are vias of 6-mils (150 microns) diameter or less. Their most typical use today is in blind and buried vias used to create interconnections through one dielectric layer within a PCB. Microvias are commonly used in blind via constructions where the outer layers of a multilayer PCB are connected to the next adjacent signal layer. Used in all forms of electronic products, they effectively allow for the cost effective fabrication of high-density assemblies. The IPC has selected high-density interconnection structures (HDIS) as the term to refer to these various microvia technologies. This definition is by no means universal. The Japanese refer to any via drilled by lasers in a thin dielectric as a microvia.
MDI Micromirror-Digital-Imaging
- Cost-efficient & high-quality DDI
- High-power UV-LEDs & DMD-technology
- Operator-friendly concept w/compact footprint
- Modular machine concept & field upgradable
- Flexible number of heads and head distances for shortest exposure times
- Multiple wavelength concept

Vacuum Lamination System
- Even pressure across the platen surface
- State-of-the-art heating system
- All-steel construction
- Modular machine concept & field upgradable
- User-friendly visualization system
- Affordable initial investment

Laser Drilling/Cutting System
- Microvia drilling 50-300μm diameter
- Space saving compact design
- Best power/size ratio in market
- Pulse Stabilizer
- European technology center and USA support center

Bürkle North America supplies a full complement of productive equipment for fabricating printed wiring boards. From imaging through metrology inspection, Bürkle North America’s equipment offering sets the standard in the industry for Imaging, Registration, Lamination, Mechanical or Laser Drill/Routing and Feature Metrology Inspection.

Contact Dave Howard for more details.

www.burkleamerica.com
11105 Knott Ave., Cypress, CA 90630

Phone: 714-379-5090
Why use Microvias in PCBs?

From a physical and electrical standpoint, microvias offer several distinct advantages over their mechanically created counterparts. Systems with higher circuit densities and better electrical performance can be created using the smallest and most advanced components available. As a result, smaller, lighter, and more robust products can be built\[1].

The major benefits of using microvias are:

- Lower costs through board size reduction (easily up to 40%) and layer elimination (up to 33%)
- Product size reduction: lower substrate weight, thickness, and volume
- Increased wiring density: closer component spacing with more connections per component, which permits higher density at a lower cost. At higher densities, HDI costs less per connection
- Improved reliability: The thin nature and 1:1 aspect ratio of microvias deliver increased reliability over larger drilled through-holes.
- Improved electrical performance (signal integrity): HDI has one-tenth the parasitic inductance, and capacitance of through-holes, fewer stubs, less reflections, less ground bounce, and better noise margins.
- Lower RFI/EMI: Since ground planes are closer to or on the surface and distributed capacitance is available, RFI/EMI is significantly reduced.
- Improved thermal efficiency: The thin dielectrics and higher Tg of HDI improve thermal performance.
- Greater design efficiency: Microvias allow ease of part placement on both sides of an assembly as well as improved component escape routing (via-in-pad).
- Faster time-to-market: 100% completion by HDI auto-routers because of placement and easier innerlayer free space routing.

Lower PCB Costs

HDI boards can usually provide higher density (increasing past eight layers) at a lower cost. When complex blind and buried vias are produced by sequential lamination, a simpler HDI board will usually cost less.

Product Size Reduction

Routability area gains increase the potential for a PCB layer count reduction in the design, and for a physically smaller form factor gained through increased circuit density. This allows for better component placement, improved layout options, and better electrical performance. This will be illustrated in the case study provided later.

Increased Circuit Density

Because microvias can be incorporated within the pad structure, there is a major reduction in fanout. Further, microvias provide not only additional gains in routable areas, but also improved cost-effectiveness during manufacture. Greater via density per given area provides a greater number of routing tracks per the same area. The benefits of this are twofold—designers can place components in much closer proximity to each other while achieving a corresponding increase in trace routable area.

Improved Reliability

The thin nature and 1:1 aspect ratio of microvias deliver increased reliability over larger drilled through-holes. HDI boards have long been used in European military, transportation, and spacecraft. The data is available from IPC’s ITRI on reliability testing of HDI multilayers.

Improved Electrical Performance/Signal Integrity

Due to the physical structure of microvias, there is a reduction in switching noise. This is attributable to the decreased inductance and capacitance of the via as its physical size becomes smaller and shorter. A microvia will have nearly one-tenth the electrical parasitics of a through-hole. Another advantage of using microvia technology for creating interconnects is a reduction in circuit noise, signal reflections and crosstalk between traces. Miniaturization offers the opportunity for smaller current loops on critical nets. The corresponding increase in routability area also allows designers to place traces further apart to reduce crosstalk. More on this later in the article.
**Lower RFI/EMI**

In the realm of RFI/EMI, combining the increased routability area with the micro-vias' physical via-in-pad implementation allows designers to place more ground plane around components. By doing this, the size of ground return loops decreases and improved RFI/EMI performance is realized. Thin dielectrics characteristic of HDI along with PWR/GND pairs also reduce EMI and radiations. More on this later in the article.

**Improved Thermal Efficiency**

The thin dielectric and higher Tg of HDI materials improved thermal performance. Many complex enhanced tape BGAs are made of thin, laser-drilled polyimide film.

**Greater Design Efficiency**

Microvias allow ease of part placement on both sides of an assembly and improved component escape routing (via-in-pad or swing-vias), leading to easier inner layer free space routing and 100% completion by HDI auto-routers. New fine-pitch parts can easily be utilized.

**Faster Time-to-Market**

Microvia placement on both sides of an assembly makes placement and routing faster. Either manual or auto-routing, the blind/buried via stackup provides 2–4x greater routing density per signal layer, making routing easier and faster.

These benefits are highlighted in Figure 1[1].

---

<table>
<thead>
<tr>
<th>HDI Features</th>
<th>Signal Quality</th>
<th>Cross Talk</th>
<th>Switching Noise</th>
<th>EMI</th>
</tr>
</thead>
<tbody>
<tr>
<td>Short interconnect lengths</td>
<td>X</td>
<td></td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>Low dielectric constant</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Small vias and small features</td>
<td>X</td>
<td></td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>Vias in pads</td>
<td>X</td>
<td></td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>Fine lines and thin dielectric</td>
<td>X</td>
<td>X</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>Support for fine-pitch components</td>
<td>X</td>
<td>X</td>
<td></td>
<td>X</td>
</tr>
</tbody>
</table>

Table 1: HDI features and the SI problems they help solve[2,3].
from the adage “Smaller and closer is better!” That is, HDI’s main contribution is miniaturization! The signal integrity improvements for HDI come from three phenomena: noise reduction, EMI radiation reduction, and improved signal propagation and lower attenuation.

Noise Reduction

Four categories of noise describe the various effects (Table 1)[2].

1. Signal quality of one net and its return path (ringing due to reflections)
2. Crosstalk between two or more nets (noise pulses due to switching on neighboring lines)
3. Switching noise (noise on power and ground lines/planes)
4. EMI

Each of these four categories has specific causes (Figure 2). By identifying the cause in each category of problems, design- and technology-based solutions can be identified and implemented[3]. Noise can come from many sources in the board layout, such as:

✓ Changes in trace width
✓ Plane splits
✓ Cutouts in power/gound planes
✓ Via antipads (the opening in a power or ground plane for a drilled hole so it doesn’t make contact)
✓ Insufficient plane capabilities
✓ Excessive stubs, branched or bifurcated traces
✓ Component lead frames
✓ Improper impedance matching and termination networks
✓ Coupling between signals
✓ Varying loads and logic families

Signal Quality of One Net and its Return Path

HDI is a fabrication technology of miniaturization that has two main benefits: a smaller substrate and improved SI. The smaller substrate is due to the shorter interconnect length, smaller vias, and thinner dielectrics of lower dielectric constant materials. These things also improve the signal integrity.

With HDI, devices can be brought so close together (both from a surface point of view and using the secondary or backside of the interconnect) that the signal may not need to be terminated. “Interconnects with a time delay shorter than about 20% of the rise time of the signal may not need to be terminated[2].” The interconnect length is given by:

\[
\text{LENGTH}_{\text{short}} < 20\% \times \tau \times 12 \text{ in/nsec} \div \sqrt{\varepsilon_r}
\]

Where: \(\tau\) = signal rise time in nsec, and \(\varepsilon_r\) = dielectric rise time in the material[3].

For a rise time of 1 nsec for FR-4, this is only 1.14 inches.

The signal return path is just as important as the signal path, and exists whether you provided for it or not. The signal return path contributes to the inductance, capacitance, and resistance experienced by the signal. The signal return current will seek the path of minimum energy, which has the least impedance. For low frequencies, this path will have the least resistance; for high frequencies, the path will minimize the current loop. At higher frequencies, inductance dominates over resistance, so the return path follows the signal path even though it meets higher resistance.
ROG breaks FR-4 barrier!

Introducing Kappa™ 438 Laminates

Need Better RF Performance? FR-4 No More!
Demand for wireless data is growing exponentially, driving a need for substantially higher levels of mobile network capacity and performance. This demand will grow further in support of the upcoming 5G IoT ecosystem where billions of devices will be communicating with each other, and connectivity is immediate and uninterrupted. FR-4 was historically a material choice for many less demanding RF applications, but changes in the wireless infrastructure related to growing performance requirements, especially in small cells and carrier-grade WiFi/Licensed Assisted Access (LAA), have resulted in instances where the properties of FR-4 are lacking, and RF performance and consistency is compromised. There’s no longer a need to sacrifice your PCB performance.

— Now There’s Kappa™ 438 Laminates.
Wireless circuit designers can enjoy a true breakthrough with Kappa 438 laminates because they feature the performance of “mid-tier” circuit materials and they shatter the performance limits of FR-4, but at affordable prices. Kappa 438 laminates have low loss, excellent Dk tolerance, and tight thickness control and are engineered for outstanding, repeatable wireless performance.

By having similar Dk to FR-4, your design transition to Kappa 438 laminates will be effortless! Visit www.rogerscorp.com/kappa to learn more.

<table>
<thead>
<tr>
<th>PROPERTY</th>
<th>TYPICAL VALUE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dk*</td>
<td>4.38</td>
</tr>
<tr>
<td>Df</td>
<td>0.005</td>
</tr>
</tbody>
</table>

*Design Dk: Differential Phase Length Method at 2.5 GHz

productronica Hall B3, Booth 401
The low dielectric constant results from the use of many new HDI materials. Many of these materials are not glass-reinforced and thus have lower dielectric constants than glass-reinforced laminates. Many of the dielectrics are liquid such as the high-Tg epoxy or polyimide, or the photodielectric resins (PDR). Some materials are thin, vacuum-laminated dielectrics with high thermo-plastics contents. However, all materials are uniformly thin—this contributes to reductions in wiring delays and reduction in noise. Several of these new materials and their electrical characteristics are shown in Table 2. The relative cost is based on high-volume usage in Asia, including dealer markups.

Figure 3 shows the characteristic impedance for a fine-line HDI microstrip (3-mil trace) with two dielectrics of Dk equal to 3.5 and 4.5. The lower Dk allows the dielectric thickness to be nearly one to one-half mil thinner.

The low dielectric constant results from the use of many new HDI materials. Many of these materials are not glass-reinforced and thus have lower dielectric constants than glass-reinforced laminates. Many of the dielectrics are liquid such as the high-Tg epoxy or polyimide, or the photodielectric resins (PDR). Some materials are thin, vacuum-laminated dielectrics with high thermo-plastics contents. However, all materials are uniformly thin—this contributes to reductions in wiring delays and reduction in noise. Several of these new materials and their electrical characteristics are shown in Table 2. The relative cost is based on high-volume usage in Asia, including dealer markups.

Table 2: HDI materials and their electrical characteristics.

<table>
<thead>
<tr>
<th>Typical HDI Materials</th>
<th>Dielectric Constant*</th>
<th>Dissipation Factor*</th>
<th>Relative Costs</th>
</tr>
</thead>
<tbody>
<tr>
<td>Liquid Epoxy Resin (thermal ink)</td>
<td>3.1-3.48</td>
<td>.018-.021</td>
<td>0.8</td>
</tr>
<tr>
<td>NanYa CCL FR-4 Tetra-functional</td>
<td>4.4</td>
<td>0.01-0.016</td>
<td>1.0</td>
</tr>
<tr>
<td>NanYa CCL FR-4 NP170</td>
<td>4.3</td>
<td>0.01-0.016</td>
<td>1.11</td>
</tr>
<tr>
<td>Resin Coated Foil</td>
<td>3.1-3.5</td>
<td>0.018-.021</td>
<td>1.26</td>
</tr>
<tr>
<td>Airomoto Dielectric Film</td>
<td>3.6</td>
<td>0.037</td>
<td>1.36</td>
</tr>
<tr>
<td>Isola FR406 FR-4(170)</td>
<td>4.6-4.3</td>
<td>0.023-.014</td>
<td>2.09</td>
</tr>
<tr>
<td>Typical Photoinageable Dielectric</td>
<td>3.9-4.1</td>
<td>0.025-.020</td>
<td>2.5</td>
</tr>
<tr>
<td>Nelco-4000-6 FR-4 (180 C)</td>
<td>4.4</td>
<td>0.012</td>
<td>4.19</td>
</tr>
<tr>
<td>Isola FR408 (low Dk &amp; loss)</td>
<td>3.8</td>
<td>0.010</td>
<td>3.08</td>
</tr>
<tr>
<td>Nelco - 4000-13 (low Dk &amp; loss)</td>
<td>3.9-3.7</td>
<td>0.009</td>
<td>4.19</td>
</tr>
<tr>
<td>GE Getek (low Dk &amp; loss)</td>
<td>3.8-4.2</td>
<td>0.013</td>
<td>4.84</td>
</tr>
<tr>
<td>Rogers R04003 (low Dk &amp; loss)</td>
<td>3.4</td>
<td>0.0027</td>
<td>15.2</td>
</tr>
<tr>
<td>Rogers R04350 (low Dk &amp; loss)</td>
<td>3.5</td>
<td>0.004</td>
<td>15.62</td>
</tr>
</tbody>
</table>

* At 1 MHz and 25 C, characteristics change with frequency, temp. and humidity

Figure 3: Characteristic impedance of lower dielectric constant materials.

Figure 3 shows the characteristic impedance for a fine-line HDI microstrip (3-mil trace) with two dielectrics of Dk equal to 3.5 and 4.5. The lower Dk allows the dielectric thickness to be nearly one to one-half mil thinner.

Crosstalk between Two or More Nets

HDI miniaturization provides shorter interconnect lengths, and if the lower dielectric constant material is used, then crosstalk in HDI substrates is reduced. Bogatin provides the following example: “A typical line width in HDI technology is 3 mils (75 microns). Figure 3 shows the characteristic impedances of 3-mil traces for various dielectric thicknesses. The dielectric thickness will be less for a lower dielectric constant. This means a lower dielectric constant material system will either result in less crosstalk for the same spacing, or the traces can be moved closer together and have the same amount of crosstalk”[3].

Bogatin continues, “The variation in the near-end cross talk coefficient with separation for two, 50-ohm microstrip traces is shown (Figure 4). In the two cases studied, the line-width was 3 mils, and the dielectric thickness was adjusted so that for the two different dielectric constants, the line impedance was the same. From these curves, it can be seen that if the routing pitch is cross talk constrained, just the lower dielectric constant of the HDI material system may allow a board to shrink up to 28%. For coupled lengths less than the saturation length, the magnitude of the near-end voltage noise will scale with length. The saturation length will depend on the rise time. For a rise time of one nanosecond, the saturation length with an effective dielectric constant of 2.5 is about 7.6 inches, which would include many of the traces in a small card application. The relative cou-
pled near-end noise would be given by the following equation:\(^{(2)}\)

\[ V_{\text{noise}} = \frac{V_{\text{signal}}}{K_0} = \frac{\text{len}_{\text{coupled}}}{\text{len}_{\text{sat}}} \tau \frac{12 \text{ in/nsec}}{K_0} \]

Crosstalk in HDI substrates is reduced by the shorter coupled lengths and by the lower dielectric constant by as much as 50%. Shorter trace lengths will radiate less, and traces with thinner dielectric will radiate less. The example in Figure 5 shows that the shorter the coupled length, the less the mutual inductance (Lm), and the thinner the traces, the less the mutual capacitance (Cm). Moreover, the thinner the distance to the reference plane, the lower the near-end crosstalk will be, or the same cross talk for a longer coupled length. With length reductions of 2x and dielectric thickness reductions of 2x over conventional boards, the radiated field from HDI signal loops might be reduced by as much as 4x, which is 12 dB.

**Simultaneous Switching Noise and Voltage Rails**

The actual circuit performance varies with the rise-time of signals. Because most of these larger/higher-performance HDI boards deal with high-speed computer busses and telecom signals, they are very sensitive to noise and signal reflections. Simultaneous switching noise (SSN) is the most difficult type of noise to control. Switching noise originates from the instantaneous demand for current as devices turn on and off. Any drop in the power supply voltage will adversely affect components, the power distribution in the board, and how devices are connected to ground. Keeping the inductance of the power and ground distribution low and the inductance to the ground connections low reduces this type of switching noise or ‘ground bounce.’ Conceptually, that reduction looks like the following equation:

\[ \Delta V = N_{\text{switching}} \frac{L_{\text{effective}}}{\tau} \frac{\text{di}}{\text{dt}} \]

To manage simultaneous switching noise (SSN), the focus needs to be on:

1) minimizing \( \frac{\text{di}}{\text{dt}} \);
2) good selection of decoupling capacitance;
3) careful induction management.

Reducing \( L_{\text{effective}} \) can be helped by HDI techniques. The use of area array packages instead of peripheral leaded packages is one way. Watching how ground is assigned on peripheral leaded packages is another. Increasing the number of power/ground leads to packages and using a power/ground plane in the package (even a floating plane) helps. However, the major issue is board layout. Nearly 70% of BGA and QFP inductance is due to breakout routing on the PCB or the ground return path. The choice of mi-
crovias now provides an advantage. Looking at the simple lumped models of PCB vias in Figure 6 shows that the smaller microvia has nearly $1/10^{th}$ the inductance and capacitance of a through-hole via.

**Via-in-Pad and Short Via Lengths**

Bogatin’s article provides the partial self-inductance of a microvia 2 mils deep and 1 mil in diameter as less than 10 pH (where pH = pico-

Henry's), while a drilled via, 10 mils in diameter and 32 mils deep has a partial self-inductance of almost 200 pH$^2$. This is significant for higher frequency designs. Bogatin goes on to point out that at 300 MHz, the impedance of an HDI microvia is only 18 milliohms compared to the through-hole via which is 400 milliohms.

The via-in-pad reduction of inductance is even more dramatic. One of the largest sources of inductance to devices and decoupling ca-
Introducing the newly designed atg A8a with 8 test probes and a new high speed “lights out” automation for unrivaled throughput.

Highlights:
- Small footprint (6 square meters)
- Dual shuttle pick & place automation
- High accuracy combined with high test speed
- Pen or label marking option

Watch video
Get more info
The PCB Magazine • October 2017

pacitors is the trace-via combination to power and ground. By placing the microvia in the SMT pad, this inductance is decreased to practically nothing. This is compared to a conventional trace to a through-hole that at 20 mils would be as much as 500pH to the loop inductance. This loop difference is shown in Figure 7.

Using a via-in-pad microvia and a surface ground plane, there is essentially no inductance to ground, and if power is used as the second layer under the microvia, only a minimum inductance to power. The close nature of this power/ground combination will lower loop inductance and provide a significant amount of decoupling capacitance. A final advantage is the reduction of part spacing and a shortening of all the signal tracks. Figure 8a and Figure 8b show high-speed controlled impedance multilayer redesigned with only the use of microvias-in-pads[5]. No parts were changed and current assembly minimum spacing was observed. The advantages from a cost and size point-of-view is nearly 40% lower cost, from 12 layers to eight layers, and 40% smaller in size, allowing more up on a fabrication panel. The signal integrity was improved significantly.

Note that Figure 8a shows a 12-layer, controlled impedance multilayer that was redesigned employing only microvia-in-SMT pads. The original through-hole version is shown on the left side of the figure, and the microvia version requiring only eight layers is shown on the right side. Also note that Figure 8b shows the secondary side of the redesigned multilayer, illustrating the advantage of blind vias and the via-in-pads design concept.

**Power/Ground Distribution**

Keeping the inductance of the power and ground distribution low is a major objective if fast rise-time circuits are going to be used. Two factors that contribute to the inductance of the power and ground interconnect are the physical length of the path and the separation between the actual power and ground planes.

Again, Bogatin’s advice[3] is, “The use of very thin dielectric layers between the power and ground planes contributes to a very low loop inductance for the power and ground currents. For two rectangular conductor sheets, separated by a dielectric thickness, h, the loop inductance for current to go down one surface and return back on the other is given by:

\[ L_{\text{loop}} = \mu_0 h \left( \frac{\text{len}}{W} \right) = h \times \left( \frac{\text{len}}{W} \right) \times 33pH/mil \]

“Where len is the length of the current path and W is the width. The loop inductance decreases as the spacing between the power and
HDI’S BENEFICIAL INFLUENCE ON HIGH-FREQUENCY SIGNAL INTEGRITY

When the dielectric thickness is 1 mil, there can be as low as 33 pH/square of loop inductance. When the current travels in conductors that are shaped like a square and have the same length as width, the loop inductance is independent of the size of the square. This represents a rough approximation to the typical interconnect inductance in the power and ground planes. Between the decoupling capacitor pads and the chip attach pads, the connecting loop inductance can be about one square’s worth. Thin HDI layers can keep the power and ground inductance very low.[3]

Signal Propagation and Interconnect Delay

Higher via density, microvias (smaller vias), and via-in-pads allow components to be placed closer together, reducing wiring delays by a factor of up to 50%. Signals propagating through a transmission line have a characteristic velocity that is primarily determined by the square root of the effective dielectric constant of the surrounding medium. The reciprocal of this velocity is the signal propagation delay per unit of conductor length. This is for a classical microstrip topology, but if the conductor is located between two reference planes, then it is proportional to the square root of the material’s dielectric constant:

\[
\text{Propagation Delay} (\text{ns} / \text{in}) = 0.847 \sqrt{\varepsilon}
\]

Where: \(\varepsilon\) = dielectric constant of substrate

Interconnects with a time delay shorter than about 20% of the rise time of the signal may not need to be terminated.

EMI Radiation

Ground Return Path

Voltage and current waves are supported by propagating electric and magnetic fields. The ideal return path is continuous and uniform. This is usually not the case in high-speed dense circuit boards. The more the return path is non-ideal (with discontinuities), the more it produces ground loops. The ground loop of the conventional through-hole with innerlayer power and ground was discussed earlier and is shown in Figures 7 and 10. The characteristic of continuous and uniform is illustrated in Figures 9a, 9b, and 9c.
In Figure 9a, the ground planes of a high-speed dense multilayer are shown. For this 9.2-inch by 6.3-inch 18-layer board, 8.46 square inches of copper is etched away to make room for the through-holes. Figure 9b is the 10-layer HDI multilayer that replaced the original 18-layer multilayer. The surface ground plane (primary side, Figure 9b) has only 6.63 square inches removed and the secondary side (Figure 9c) has only 6.35 square inches removed. This is 21.6% and 24.9%, respectively, less discontinuities for the return path. In addition, you can see that at the fine-pitch BGA devices, the ground copper goes substantially all the way into the center ground pins.

The return signal may encounter breaks in the ground plane, which are a known source of noise, but many do not recognize that large through-hole antipads on the PWR/GND planes under finer pitch BGAs can also cause ground loops that will create noise. When generated under the BGA, ground loops are very difficult to locate. This situation is depicted in Figure 10.

Details on Improved RFI and EMI

At 1.00 mm pitch BGAs, which are 0.040” center to center, the copper left between the antipads of a 0.013” dia. PTH is 0.007” or less. When you drop to 0.8 mm pitch devices (0.032”), a 0.013” diameter TH would wipe out all the copper. Dropping to 0.008” diameter drilled holes will provide only 0.004” of copper between the antipads. This ideal situation does not take into consideration drill accuracy and the difficulties in metallizing such a small hole. On higher I/O BGAs, only one trace can be routed out between the adjacent holes. There will be a number of signal aberrations because the reference planes will be too small. At 0.65 mm pitch (0.032”), not only do you have to use HDI, but the microvias may have to be stacked.

The 22% and 25% greater ground return area on moving GRN to the SMT layers not only reduces noise, but the two grounds on the outer layers can serve as a Faraday Cage to minimize radiated emissions.

Decoupling

The energy storage capability of a multilayer can be significantly enhanced by HDI. Figure 11 compares the normal decoupling with an improved HDI structure. The normal through-hole multilayer is simulated in Figures 12a through 12d. The inductance of the TH vias contributes to the reduced effect of the capacitors as frequency goes up. As shown in Figures 12c and 12d, the through-holes act as excessive stubs affecting impedance, phasing, and signal reflections. The vias represent nearly 3 nH each.

Bogatin points out that “Even by using heroic efforts to get the inductance of the power and ground distribution of the substrate as...”
A new set of rules for PCB production

Less process steps. CAM to etch in minutes instead of hours. Maximum yield. Minimal environmental impact. These are just a few of the PCB production rules that Lunaris has redefined.

We’ve put together a complete set of all the new rules made possible by Lunaris ... get yours today!

Download all the new rules: The Official Lunaris Rulebook

CLICK HERE TO DOWNLOAD

mutracx
THE BETTER WAY

www.mutracx.com
low as possible, the inductance of wire bonds can swamp any gain. With a partial self-inductance of a wire bond of roughly 1 nH/mm, and typical wire bonds on the order of 1 mm long, the inductance of one bond can be 1 nH. To reach the 10-pH range, a minimum of 200 wire bonds would be needed just for power and ground. Microvias on an 8-mil (200 micron) pitch can provide the connections for most high pin count flip chips [or BGAs]. With a solder ball length of only 5 mils (0.15 mm), the chip attach inductance can be reduced over an order of magnitude from wire bonding[2].

The HDI structure in Figure 11 has ground on the outside with power as layer two. Microvias connect the power land to the power plane. These vias are only 40 pico-henrys, while the ground connections have no inductance or capacitance. Figures 13a and 13b are the microvia-decoupling capacitance simulation. Notice that the response in Figures 13c and 13d are almost flat. They are almost invisible to the circuit and do not affect the energy storage capability.

**Radiation**

When resonances are present in a PDN, the energy usually escapes out of the end of the boards, or some components can even act as antennas and cause electromagnetic interference (EMI). As frequencies go up, this radiation becomes a bigger issue. It has been demonstrated that less noise in the PDN results in less EMI. Taking the 14-layer PCB as an example (from Ch5-HDI Handbook), we measured the radia-
Figure 14a: Component (side A) of the 10-layer HDI multilayer redesigned from an 18-layer through-hole multilayer.

Figure 14b: Solder (side B) of the 10-layer HDI multilayer redesigned from an 18-layer through-hole multilayer.

Figure 15: Cross-sections of the before and after versions of the high-performance, high-frequency multilayer board.

TEN LAYER BOARD
• 1621 PARTS
• 12456 LEADS
• 216 LEADS/SQ. INCH
• 6028 LINEAR INCHES
• 42% LAYOUT EFF.

EIGHTEEN LAYER BOARD
• 1410 PARTS
• 10530 LEADS
• 120 LEADS/SQ. INCH
• 6560 LINEAR INCHES
• 28% LAYOUT EFF.

35% SMALLER, 44% FEWER LAYERS, 33% THINNER, 10% MORE COMPONENTS, 25% SHORTER DESIGN TIME, AND 40% LESS EXPENSIVE.
tion coming off the board from 1 to 7 GHz. The FCC requires testing to five-times clock frequency. Thinner dielectrics result in lower EMI. The higher \(D_k\) material (in this case \(D_k\) of 10 compared to 4.4 for the other material) had the lowest EMI on average, but did shift the EMI distribution. This improvement in EMI was shown by Sun Microsystems in one of their server design case study.

**Case Study of Cost, Size, Thickness and Design Time Reduction**

The board illustrated in Figures 9a, 9b, and 9c not only benefited from SI improvement, but the HDI microvia version was 43% less expensive and took 30% less time to design than the through-hole version. The original board was 11.75” x 8.75”, included 18 layers, and was all through-hole. The upgraded, high-speed version used two new BGAs, each with 676 pins at a 1.00 mm pitch. A microvia change was indicated. After analysis with pre-design software, the HDI version could be designed with only six signal layers for a total of 10 layers. Figures 14a and 14b show the finished design. Utilizing all via-in-SMT pad design and surface ground planes with buried vias, the board was reduced by 35% to 9.2” x 6.3”. The before and after characteristics of the two designs are detailed in Figure 15.

**Conclusion**

Blame it on Maxwell’s equations, but SI is getting more important and... more difficult. HDI provides small geometries and dielectrics. Providing you take advantage of the other benefits of HDI, like lower costs and higher densities, SI will benefit as well. All of the problems listed get worse as signal rise times decrease. With current IC geometries shrinking, decreasing signal rise time is assured. Unfortunately, the amount of time available to solve these problems is also shrinking. The successful company will be the one that masters signal integrity problems, HDI, price reductions, and the shorter time-to-market.  

---

**References**


---

**Happy Holden** has worked in printed circuit technology since 1970 with Hewlett-Packard, NanYa/Westwood, Merix, Foxconn and Gentex. He is currently a contributing editor with I-Connect007. To read past columns or to contact Holden, click here.
As the growing need to integrate disparate semiconductor technologies in a cost-effective way with rapid cycle time and the driving demands of our increasingly connected world, we find many key hurdles in mainstreaming heterogeneous technology packaging solutions. In particular, this event will explore three issues central to the successful execution of heterogeneous integrated packages:

- Can the packaging community establish a real design for heterogeneous integration ecosystem?
- Should we rethink the reliability standards for these heterogeneous integrated SIP packages?
- What are the best test strategies for these heterogeneous integrations, or at least what are the guiding principles?

The program will include three keynote presentations from industry experts outlining these three issues in more detail, each followed by an interactive panel discussion on these same topics. The panels will be populated with industry experts with diverse and perhaps conflicting views on these important topics.

Be sure to join for what promises to be an exciting and educational day as we debate the issues central to successful heterogeneous integration implementation!

Sponsorship Opportunities and Exhibit Spaces Available

REGISTER ONLINE TODAY AT WWW.MEPTEC.ORG
Introduction
In Part 1 of this series on the importance of rinsing, the author presented an overview of the critical aspects of rinsing as it applies to the overall quality of a printed circuit board, with considerable space devoted to water conservation. Thus, we now turn to how one can improve rinsing effectiveness without increasing water consumption and, by default, significant waste treatment costs.

Rinsing Protocols
The preferred rinsing method of design engineers is counterflow, or cascade rinsing. Still another theory widely held throughout our industry reasons that, if work is left in a rinse tank for longer periods of time, better rinsing will be the result. First, let’s explore the idea of leaving the circuit boards in the rinse for a longer period.

When a rack of PCBs is immersed in a rinse tank, the residual surface contamination is reduced to a practical minimum within 30 seconds as the solution carried in on the surface of the work disperses into the rinse waters. A typical rinse tank—100 gallons with a water flow of five gallons per minute—would decrease the concentration of the solution contaminants at a rate of only 5% for each minute that it remains in the rinse tank. Leaving the work in any longer would have virtually no effect. This demonstrates that rinsing time in a rinse station is a non-linear relationship with respect to removing contamination from the surface of the parts. Yes, this is counter intuitive. We often think that if two minutes in the rinse removes 50% of the residues, then doubling the time in the rinse will remove 100%! This is not the case. Basically, the law of diminishing returns applies. There are many factors in play here in-
Direct Imaging System

For more info, contact
Najib Khan
(formerly of Maskless)
Product Manager for Imaging Products
Nkhan@technica.com
408.240.5950

Affordably Priced at $450,000 (includes 3 print heads)

Formerly Maskless

- Production proven technology with over 50 units installed worldwide.
- A true drop-in, simple-to-operate digital solution.
- Patented hole/marking free inner layer side-to-side registration.
- Combo alignment target recognition on the fly.
- Only DI supplier with a fully functional demo lab in the U.S.A.
- Best “Stich” control of any DLP system.
- Ability to print directly to diazo and silver halide film.
- Fastest data download and setup time for any digital imaging system.
- Field service and technical support located in California and New Hampshire.
- Original Maskless R&D team on board.
- Accepts all data formats.

Available exclusively through Technica, U.S.A.
1-800-909-8697 • www.technica.com
cluding the type of contaminants to be rinsed, affinity of those contaminants to adhere to the printed circuit board, etc.

It is more desirable to have brief exposure times in many (presumably cascade) rinse tanks, which will result in a better dilution rate of the contaminants, than a long exposure time in just a few rinse tanks.

There have been countless studies performed on rinsing mechanisms and how to improve rinsing efficiency. Most of the published studies related to rinsing are based upon multitudes of calculations of volume of water flow relative to number of rinse tanks in use[1,2].

**Discussion**

Although an absolute rinsing standard for all chemical processes in the PCB industry is unattainable, studies have shown that rinsing can be optimized using many rinse tanks, and the appropriate hang times. While the manageable levels of contaminants vary for different processes, we know that a good dilution rate equates to good rinsing across the board. Determining the appropriate hang time of a panel above the process solution helps to improve the dilution rate, without incurring more water consumption. Research showed that increasing the hang time can decrease rinse water usage, but also that one can determine an optimum hang time. Beyond the optimum hang time, allowing the panel to drain longer further benefits diminish. The results of this optimization will give increased quality of final product with fewer rejects, decreased chemical costs, and lowered burden on waste treatment systems.

Now, there are a few other factors in play here. As we know, circuit boards are flat pieces with many vias in them. Most plating operations (not all) are designed to process the panels in a vertical mode. Higher aspect ratio vias will trap more solution than larger diameter vias. Regardless of the panel thickness and via size, one must contend with drag-out. One can decrease the amount of drag-out by:

- Increasing hang time of the panels to insure more solution falling back into working tank
- Tilting the panels at a slight angle to insure better drainage (especially helpful for small diameter vias and thicker boards)
- Withdrawing panels slowly from the working tank

Several additional techniques can be employed to not only improve the quality of the rinsing, but also reduce water consumption. These are described below.

**Counterflow or Cascade Rinsing**

Basically, a single water source flows through multiple rinses in a direction opposite or counter to the flow of the work being processed (Figure 1). Counterflow rinses provide the benefit of multiple rinse stations, but use the water flow of a single rinse. Therefore, rinsing can be greatly improved without using additional water. Both immersion rinse tanks and spray rinse systems can be counterflowed.

![Figure 1: Counterflow rinse diagram. (Source: IPC 740)](image_url)
**Multi Job Panelizer**

High-yield multi-job panel generation made easy...

- Combines different PCBs into a production panel
- Optimizes material utilization
- Reduces material costs
- Interactive or 24/7 automated operation
- Hotlinkable to ERP or Planning systems

Read more

---

**UcamX**

New ground-breaking CAM Software

- For Rigid, Flex and HDI PCBs
- New Graphical User Interface with Workspaces
- Optimal performance using Parallel Processing
- Multi Job Processing via load balanced Sessions
- Support for Gerber version 2 (X2) format

Read more

---

**Integr8tor**

Automated data entry and design analysis

- Ucamco’s 9th Generation Sales & Engineering Tool
- Field proven with more than 250 installations in daily production
- Seamless integration into any environment

Read more

For more information please contact info@ucamco.us, call (415) 508-5826 or check out our website at www.ucamco.com
Use of Air Agitation

Air agitation improves rinsing in two ways: by keeping the rinse water mixed so that concentrated pockets do not occur, and by continuously moving fresh water to the board surface. Air agitation should not be used in rinses immediately after cleaners with a tendency to foam. There are many low foaming cleaners available today. The process engineer should evaluate carefully prior to implementing such a product in production.

Spray Rinsing

Spray rinsing is an effective method to rinse contaminants and process solutions from circuit boards. However, if not controlled properly, there will be a huge amount of water consumed. This can be a very effective way to rinse.

It is easy today to control the amount of water used in spray systems with on-off switches. Meaning that the spray is activated when the boards enter the rinse station. And the rinse is then switched off after the panels exit the chamber. This is not an easy thing to accomplish if one is using a manual operation.

Another concern with spray rinsing is that smaller diameter vias (and thicker boards) do not clean up as well when compared to immersion rinsing or countercurrent rinsing.

Summary

Improved rinsing techniques often do not require additional water use. Many techniques are both inexpensive and easily implemented, once understood. Some of these techniques include air agitation, sprays (continuous, time or pulsed), counterflows, tempering, longer drip times and new rack designs. Use the tools available and one will not only conserve precious water, but will also ensure a high quality final product.

To ensure the highest quality printed circuit board, do not short change the critical importance of rinsing. PCB

References


Michael Carano is VP of technology and business development for RBP Chemical Technology. To reach Carano, or read past columns, click here.

Bringing Signals into Phase

How we use and generate electricity has changed dramatically over the past century yet the basic components that control its flow remain remarkably similar. Researchers at KAUST have now developed a novel type of component that could improve the performance of electrical circuits.

Electronic circuitry is traditionally constructed from three primary elements: a resistor, a capacitor and an inductor. A sinusoidal electrical signal passing through these devices will change in signal strength, or amplitude, and the relative timing of the crest of the wave, known as its phase. A resistor will change amplitude only while a capacitor and an inductor can also change phase, but only by exactly one-quarter of the length of the wave, or 90°. Components that could alter the phase of the electrical signal by a different amount would enable electrical circuits with more varied functionality.
Get the spark you need to tune up your sales team.

When an engine doesn't fire on all cylinders, performance is limited. The same goes for your sales team. We provide the spark to get your sales to the next level...and beyond.

We've helped dozens of companies big and small improve their bottom line.

Learn how we can help YOU

danbbeaulie@aol.com 207-649-0879
A year ago, I wrote a column for this magazine that focused on utilizing the experience and knowledge of others to help simplify your life and job. I specifically talked about IPC and how the organization has become a key cog in the machine that is the PCB industry. Specifically, I discussed IPC’s Validation Services division and their Qualified Products List (QPL), Qualified Manufacturers List (QML), and Qualified Test Laboratories list. In addition, I talked about the Defense Logistics Agency (DLA), which supports the Department of Defense (DoD). These are all great resources for finding the expertise you might need to help you along your path. But what I failed to mention in that article was the idea of becoming an expert yourself.

Training courses can be found everywhere. All of us have received e-mails and flyers about becoming a better manager, or how to multi-task, or how to motivate co-workers...but sometimes it’s more difficult to find training specifically geared towards the PCB industry itself. That said, IPC has developed a group of courses, with certifications, that can help you learn more about the products that you are creating/developing/producing as well as keep you up-to-date on any potential changes within the industry.

Currently, there are six training and certification programs overseen by IPC that cover the main areas of PCB/PCA (printed circuit assembly) production:

**IPC J-STD-001 Requirements for Soldered Electrical and Electronic Assemblies**

IPC J-STD-001 is the preeminent document for all things pertaining to assembly manufacturing. For this training course, specifically, soldering materials and processes are discussed at length, with example images and requirements supplied in the documentation to assist the trainee in understanding acceptable and unacceptable manufacturing situations.
NEED FASTER THROUGHPUT?

MicroCraft’s
Latest Solutions for
Quick Turn Shops

CPT6151
Both solder resist and legend
inks are printed with 1 machine.

E8M6151
3x faster than previous models

SC6151
10x faster final bake

www.usamicrocraft.com

Visit us at
productronica 2017
Hall B3, Booth 105
**BECOME AN EXPERT!**

**IPC-A-600 Acceptability of Printed Boards**

IPC-A-600 is the must-have training for understanding the acceptance criteria associated with printed circuit boards. Like IPC J-STD-001, this training explores the numerous examples of acceptable and non-conforming conditions at the board construction level that are contained within the document. Trainees are specifically educated on PCB quality, providing the backbone for a more complete understanding of the printed circuit board manufacturing process.

**IPC-A-610 Acceptability of Electronic Assemblies**

IPC-A-610 is the most widely used standard that IPC governs and is the cornerstone of most PCB PCA QA departments around the world. The training focuses on various product acceptance criteria, as shown in the document, and explains a variety of topics pertaining to PCA construction, typically paired with IPC J-STD-001.

**IPC/WHMA-A-620 Requirements and Acceptance for Cable and Wire Harness Assemblies**

Simply put, this training and supporting document are the A-600/A-610 for cable and wire harnesses. Classification criteria for various characteristics are summarized and taught, similar to the other documents described above, with “target,” “acceptable,” “process indicator” and “defect” conditions all explained with both text and visual aids.

**IPC-6012 Qualification and Performance Specification for Rigid Printed Boards**

Tied to IPC-A-600 for reference and support, this training and document are dedicated to rigid PCBs. As with the other programs described above, acceptance testing and requirements are taught and explained to ensure a needed level of quality conformance understanding.

**IPC-7711 & IPC-7721 Rework of Electronic Assemblies & Repair and Modification of Printed Boards and Electronic Assemblies**

The last of the training courses is a bit different than the others. This training involves a significant amount of hands-on instruction with respect to rework processes and techniques. The document itself provides guidance on the topics of rework, repair, and modification of various component types and styles and is a how-to guide for “fixing” a component yourself!

Of course, there are many other training courses out there in the world that you can also explore. I simply chose to discuss the ones that are at the core of the PCB industry and the ones that are the most well-known. Many resources are out there for other topics that support the PCB industry—microsectioning, failure analysis, non-destructive inspection techniques, etc., just to name a few. Ultimately, you must determine the amount of knowledge needed or desired and then strike out on your own to find such information. Finding an expert can be a somewhat easy venture, but becoming an expert is a far more scenic journey.

---

Keith M. Sellers is operations manager with NTS in Baltimore, Maryland. To read past columns or to contact Sellers, click here.
I guarantee that you will upgrade and simplify your QMS in just 6 months.

In today’s increasingly competitive market, Quality Management is more important than ever. I can help you upgrade to ISO 9001: 2015 or AS9100 Rev D in six months - guaranteed!

CLICK HERE TO LEARN MORE ABOUT MY CERTIFICATION GUARANTEE!

TheRightApproachConsulting.com
All About Flex: Flexible Circuits and Man-Made Satellites
The first satellite was launched by the USSR in 1957. The U.S. successfully launched its first satellite, Explorer 1, in 1958 while announcing the intention to “win” the race to outer space. Today satellites serve many vital purposes.

Let’s Talk Testing: Professor Plum in the Library with the Candlestick…Right?
Who knew that a phrase from a decades-old popular board game could have some relevance in today’s ever-changing world? In the game of Clue, simply put, evidence is collected and then used to solve a mystery. In my world, testing is performed to gather data/results (evidence) and then this information is used to determine the root cause of some issue that is under investigation (solving the mystery).

Saab and Adani to Collaborate on Aerospace and Defense Projects in India
Defense and security company Saab and Indian infrastructure conglomerate Adani Group announced a collaboration plan within aerospace and defense in India, aligned with the Government of India’s Make in India initiative.

AT&S Enables “Cool” Designs for Miniaturized High-Power Applications
Miniaturization and increasing power densities are major concerns for modern electronic applications. The lifetime of electronic applications can be dramatically reduced by the increase of the working temperatures by just a few degrees.

The International Paris Air Show with ASC’s Anaya Vardya
The International Paris Air show is the crème de la crème of the world’s trade shows. This is the big one, where all the aircraft, airline and defense aerospace companies meet to introduce new products, discuss the future of aviation, and make deals. This year I decided to talk to my friend Anaya Vardya, ASC’s president and CEO, about the show, why he goes, and what it’s like.

Thin, Flexible Device Could Provide Efficient Cooling for Mobile Electronics—or People
Engineers and scientists from UCLA, and SRI International, a nonprofit research and development organization, have created a thin flexible device that could keep smartphones and laptop computers cool and prevent overheating.

New Cadence Allegro DesignTrue DFM Technology Accelerates New Product Development and Introduction Process
Cadence Design Systems, Inc. announced Cadence Allegro DesignTrue DFM technology, the industry’s first solution to perform real-time, in-design DFM checks integrated with electrical, physical and spacing design rule checks.

DARPA Rolls out Electronics Resurgence Initiative
Transformative advances in electronics will come from a combination of six new programs, a portfolio of existing ones, and the country’s largest funding program for basic university research in electronics.

Tracking Debris in Earth’s Orbit with Centimeter Precision using Efficient Laser Technology
A research team at the Fraunhofer Institute for Applied Optics and Precision Engineering IOF in Jena, Germany, has now especially developed a fiber laser that reliably determines the position and direction of the space debris’ movement to mitigate associated risks.

Increase in Aircraft Orders and Real-Time Data Need Drive Growth in Avionics Market
With NextGen and SESAR set for completion this decade, the global commercial avionics market is undergoing a transition from a ground-based system to a satellite-based air traffic control system and is headed towards more compute-intensive, high-speed, and high-bandwidth avionics.
We’re Hiring!

We Take the Time to do it Right
because you don’t have the time to do it over.

Technology  Speed  Reliability

Prototron Circuits
High quality quick turn manufacturing, just another reason we are America’s Board Shop

Prototron is Hiring! We are currently seeking candidates to fill positions for both a midwest sales professional and an experienced PCB process engineer. To apply, contact us at 425-823-7000 or email Russ Adams at russa@prototron.com for sales or Kirk Williams at kirkw@prototron.com for engineering.
Steve’s Particular Set of Skills (to become a World-Class Quality Manager)

by Steve Williams
THE RIGHT APPROACH CONSULTING

Introduction
Being a quality professional today is nothing like it was 20 or 25 years ago; on a personal level, I can attest to this fact. It is no longer adequate to appoint a quality manager simply based on a person’s command of acceptance criteria and industry specifications; in the 21st century, a truly hybrid executive is needed.

The Quality Manager Position
One of the most important decisions a company can make is the selection of the person that will lead the quality organization. This person will most likely be the face of the company with customers, suppliers, and your ISO registrar as the organization’s ISO management representative. To differentiate yourself as a world-class organization, the skill set of your senior quality professional must go way beyond the requisite technical competencies called for in the job description.

In this column… “What I will be sharing with you are a very particular set of skills—skills I have acquired over a long career. Skills that will make you a nightmare for any auditor looking to slap you with numerous findings. Skills that will enable you to elevate your organization from the middle of the pack to the rare air of the exceptional.” (As a side note, after seeing the 2008 blockbuster movie “Taken,” I called my friend Liam Neeson and gave him hell for stealing this skill set quote of mine for his character Bryan Mills!)

Steve’s Particular Set of Skills

1. Charisma
Quality management is all about influence; the more influence you have, the more effective you will be. Quality oversees the performance of the entire organization, and must manage this through influence and motivation and not
LED Direct Imaging

*We give a dam...2.0 mil solder dams*

- 2.0 mil solder dams
- 4 mil mask defined pads
- Colors: GRN, WHT, BLK, BLU, RED
- Excellent camera registration
- Legend printing using white SM
- Inner and outerlayer imaging
- Extensive North American support
- 20 machines sold in North America

---

*MivaTek Global, LLC formerly Kuper Technology, LLC*

Now Hiring: Sales Engineers, Applications Engineers and Technical Support

MivaTek Global, LLC, PO Box 893, Concordville, PA 19331, Ph: (610) 620-3795

**Eastern US:** Brendan F. Hogan, M:(610) 620-3795, B.Hogan@MivaTek.Global

**Western US:** Kurt Weber, M:(714) 767-6367, Kurt@MivaTek.Global
through direct authority. The charismatic leader inspires the best from others, and one of the best measurements of a quality manager is the performance of those that he influences. Getting results through others is the key trait of a manager, and getting results through others enthusiastically and willingly is the key trait of a leader. This requires charisma—the ability to lead others who want to follow.

2. Political savviness
Organizational politics exist in any company, and to claim to not get involved in them is both fruitless and foolish. From the 50-employee mom-and-pop shop to the Fortune 500 company, office politics are a part of life. The ability to both acknowledge and manage it. The ability to play nice with others is a skill that will serve you well not only in business, but in life in general. This extends to customers and suppliers.

3. Sense of humor
Humor is a character of strength, and as Dwight D. Eisenhower once said, “A sense of humor is part of the art of leadership, of getting along with people, of getting things done.” The mastery of when to use it appropriately, and just as importantly, when not to, differentiates an adequate from a world-class quality manager. Humor can put people at ease, foster trust, and diffuse a difficult or contentious situation. Use it wisely!

4. Practical business sense
It is often said that engineers and quality folks don’t have an appreciation of cost, and this is certainly a fair critique. The successful quality manager needs to balance the best interests of the customer with the best interests of the company, and cost can be an important consideration. Just as engineers sometimes overdesign a product, quality managers sometimes don’t consider the financial implications of their decisions. Most times there is more than one way to do the right thing. Decision-making with a cost/benefit mentality is key to the success in the quality manager position.

5. Marketing mindset
Today’s quality manager, along with every manager, must wear a sales hat along with their functional hat. What I mean by this is, every decision a quality manager makes must be made through the lens of the customer. How will this be perceived? What light does this put my company in? Can I make this into a win-win? These are all questions that the quality manager needs to think through on every decision.

6. Innate understanding of human nature
Having a working knowledge of human nature, behavior and psychology will be the difference when negotiating a successful resolution of a difficult situation. Like playing chess, you must always be three steps ahead of the other person, and to do that in business you need to anticipate reactions and plan counter reactions. Whether working with an internal employee responsible for scrap, or with your customer on a product warranty issue, your skill level on this will determine the outcome.

7. Ability to convert tribal knowledge
Tribal knowledge is the entirety of a company’s expertise, experience, tricks of the trade, and idiosyncrasies of the job that have been learned by employees that may not be captured anywhere. Why is this on the quality manager? It’s not—it is on everyone, but the quality manager is on point here. Driving the organization to implement best practices is clearly a
PCB BUYERS - compare nearly 1900 manufacturers now at The PCB List.

Quick Search

Advanced Search

The best way to find a PCB fabricator, anywhere.

www.thepcblist.com
role a world-class quality manager should not only fill, but embrace. Converting this tribal knowledge into a sustainable system is part of preserving how your company “makes its sausage,” and is critical to a company’s long-term survival.

**8. Personality that fosters trust and confidence**

I have seen a great many technically competent quality managers epically fail because of their people skills. This goes along with charisma in that the way you relate to others will greatly impact your success. It is critical that employees, management, suppliers and customers trust the quality manager, and have confidence that he/she will be a good steward of their interests. You can build trust by being honest, using good judgement, being consistent, and focusing on the problem, not the personality.

**9. Ability to remain calm under extreme pressure**

Now this is a skill that is mandatory for a world-class quality manager to possess; as they say, never let them see you sweat! By definition, working in quality is a nonstop, high-stress environment where emotions run high when discussing things that went wrong. It is imperative for the quality guy or girl to remain cool, calm and collected in the face of product quality challenges and be seen as the adult in the room. The ability to manage your emotions and remain calm under pressure has a direct link to your performance. A recent survey by TalentSmart that included more than a million people found that 90% of top performers are skilled at managing their emotions in times of stress in order to remain calm and in control[1].

Calmness is contagious, as is agitation. The quality manager often needs to keep people focused on finding a solution without finger pointing, fault finding or creating drama. Problems are hard enough to manage on their own without adding to the problem with emotion. Let’s take a lesson from sports; it’s not the best athlete or team that always wins. Instead, it’s the athlete or team that is best able to maintain their composure and stay calm under the heat of intense competitive pressure that is most successful.

**10. Ability to be part of the solution**

I work with a lot of first-time quality managers, and one of the first things we typically need to overcome is the tendency to feel their job is done once they identify and communicate a quality problem. For example, issuing a corrective action to manufacturing with the “get this back to me when you figure out what happened and have fixed it” attitude. There is enough natural conflict between quality, manufacturing, engineering and sales without creating a quality silo; we are all on the same team and want the same thing—customer satisfaction. Did the quality manager create the problem? Probably not. Does he or she have significant engineering or manufacturing expertise? Probably not. But they can damn sure be part of the solution! World-class quality managers roll their sleeves up and get their hands dirty right next to the operator and figure it out together. One of the most powerful questions a quality manager can ask is “How can I help you?”

**World-Class Roadmap**

I have put pen to paper outlining Steve’s Particular Set of Skills for quality managers that want to step up their game, but also as a type of job description for companies looking to hire a world-class quality professional. Good ones are hard to find; exceptional ones are even harder, but following this roadmap makes it possible to grow your own. Relentless dedication to developing these 10 skills will guarantee results and put the average quality manager on a path to achieve greatness.

**References**

1. [www.talentsmart.com](http://www.talentsmart.com)

---

**Steve Williams** is the president of The Right Approach Consulting LLC. To read past columns, or to contact Williams, [click here.](http://www.talentsmart.com)
### 2017 Programs

<table>
<thead>
<tr>
<th>Date</th>
<th>Event</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>August 9</strong></td>
<td>Wisdom Wednesday Webinar</td>
</tr>
<tr>
<td><strong>September 13</strong></td>
<td>Wisdom Wednesday Webinar</td>
</tr>
<tr>
<td><strong>September 16–21</strong></td>
<td>IPC Fall Committee Meetings Meeting</td>
</tr>
<tr>
<td></td>
<td>held in conjunction with SMTA International Rosemont, IL, USA</td>
</tr>
<tr>
<td><strong>October 3–4</strong></td>
<td>IPC &amp; WHMA Wire Harness Manufacturing Conference Conference</td>
</tr>
<tr>
<td></td>
<td>held in conjunction with SMTA International Rosemont, IL, USA</td>
</tr>
<tr>
<td><strong>October 3–4</strong></td>
<td>IPC Technical Education Workshop</td>
</tr>
<tr>
<td></td>
<td>held in conjunction with SMTA International Rosemont, IL, USA</td>
</tr>
<tr>
<td><strong>October 9–10</strong></td>
<td>IMPACT Europe Meeting</td>
</tr>
<tr>
<td><strong>October 11</strong></td>
<td>Wisdom Wednesday Webinar</td>
</tr>
<tr>
<td><strong>October 17–18</strong></td>
<td>IPC Flexible Circuits-HDI Forum Conference Conference</td>
</tr>
<tr>
<td><strong>November 8</strong></td>
<td>IPC Technical Education Workshop</td>
</tr>
<tr>
<td></td>
<td>held in conjunction with PCB Carolina Raleigh, NC, USA</td>
</tr>
<tr>
<td><strong>November 8</strong></td>
<td>Wisdom Wednesday Webinar</td>
</tr>
<tr>
<td></td>
<td>Members Only Members Only Members Only Members Only</td>
</tr>
</tbody>
</table>

### November 14–17
- **IPC Committee Meetings Meeting**
  - held in conjunction with productronica Munich, Germany
- **IPC Hand Soldering Competition Championship**
  - held in conjunction with productronica Munich, Germany
- **HKPCA International Conference and Exhibition**
  - & APEX South China Fair Shenzhen, China

### December 6–8
- **IMPACT Europe Meeting**
  - Brussels, Belgium
- **Wisdom Wednesday Webinar**
  - Members Only

### December 13
- **Wisdom Wednesday Webinar**
  - Members Only

#### IPC Fall STANDARDS DEVELOPMENT

**Committee Meetings**

- **September 16–21, 2017**
  - Rosemont, Illinois

Co-located with

Contribute to the industry standards and guidelines that your company, customers, suppliers and competitors rely on by attending IPC standards development committee meetings.

IPC Standard Development Committees cover a range of topics, including:

- Assembly & Joining Components
- Assembly Equipment Printed Board Design Technology
- Base Materials Printed Electronics
- Cleaning & Coating Process Control
- Environment, Health and Safety Product Assurance
- Fabrication Processes Product Reliability
- Flexible and Rigid-Flex Printed Boards Rigid Printed Boards
- High Speed/High Frequency Testing
- Packaged Electronic

For more information, visit [www.ipc.org/fall-meetings](http://www.ipc.org/fall-meetings).
As I have written here before, the skills gap is a chronic problem in the American electronics manufacturing sector.

In a recent survey of our U.S. member companies\(^1\), most said they have a hard time finding local talent to run their businesses. Respondents cited many essential skills that are in short supply, but the most common ones are soldering for production jobs, and engineers with industry experience, especially in process, test, and quality control. Making matters even more challenging, as new innovations emerge, new skills requirements emerge as well.

According to the National Skills Coalition, 53% of U.S. jobs are “middle skill,” meaning they require some form of post-secondary education and training beyond high school, but not necessarily a four-year degree. Yet, only 43% of U.S. workers are trained at this level.

Recognizing this challenge, IPC has for years been a leading provider of many education and training opportunities\(^2\) that benefit the electronics sector. Earlier this year, we introduced IPC EDGE, a new online learning management system to provide education to the electronics industry workforce.

But our industry cannot overcome the skills gap all by ourselves. That’s why we are constantly advocating for better public policies to address the skills gap. Most recently, we endorsed the Apprenticeship and Jobs Training Act (S. 1352)\(^3\), a bipartisan bill introduced by Senators Susan Collins (R-Maine) and Maria Cantwell (D-Washington).

Apprenticeship programs are a proven model of workforce development, allowing workers to earn an income while they learn and companies to increase the skills of their workforce. According to the Urban Institute, more than 80% of U.S. companies that already have registered apprenticeships say it is an effective strategy for helping them meet their demand for skilled labor, and 94% would recommend it as a strategy to other employers\(^4\).

The Collins-Cantwell proposal would establish the first-ever federal incentives for companies to establish such programs. Specifically, the bill would create a $5,000 tax credit for up to three years for...
In the competitive world of electronic components, the speed at which a product gets to market determines its viable life and profitability. Our ongoing involvement in the prototype market helps us keep you on the cutting edge of technology and provide you with keen insights into future innovations. When you absolutely must have reliable, quick-turn prototype service for PCBs or low-volume production, trust your project to the ACE, Accurate Circuit Engineering.

**Markets:** Automotive, Communication, Computers, Consumer, Industrial, Military/Aerospace

**Board Types:** Single-sided, Double-sided, Multilayer

**Mfg Volumes:** Prototype, Small, Medium

**Other Services:** Assembly, Quick turn-around, R&D, Turn-key

**Specialties:** 3D Features, Blind/buried vias, Controlled depth drilling, Controlled depth milling, Impedance, Edge plating, Filled/Blind vias, Heavy copper, HDI, Laser ablation, Through-hole, Thermal clad PCBs, Trace management

ISO 9001, ISO 14000, ISO/TS 16949, UL

---

**Click here to see a demo**

**Why YOU should Showcase:**
- Capabilities listing for advanced search functionality
- Specialties and certifications listing
- Ability to upload brochures and videos
- News, web and contact links

www.thepcblist.com
companies that hire and pay employees enrolled in a federal- or state-registered apprentice program, as well as allow senior employees near retirement to draw from pensions early if they are involved in mentoring or training new employees.

In addition, the act will help veterans get into skilled jobs that match their military experience by allowing them to count previous military training toward apprenticeship program requirements.

To encourage more inter-generational transfer of skills, the bill would allow individuals near retirement to make early withdrawals from their pensions if they are involved in mentoring or training new employees. To qualify, older workers must be at least 55 and must spend at least 20% of their time training or educating employees or students.

In late July, I had the opportunity to meet with Senator Cantwell’s senior staff in Washington, D.C. to express IPC’s support for this bill. And in the months to come, we will be working to encourage additional senators to co-sponsor the act.

Meanwhile, in June, IPC applauded when President Trump signed an executive order directing federal officials to take several actions to promote apprenticeships and remove regulations that could be an obstacle to them.

Specifically, the executive order:

- Directs the Department of Labor (DOL) to allow companies, trade associations, and unions to develop their own “industry-recognized apprenticeship” guidelines, which the DOL will review for quality and then approve
- Directs the DOL to use available funding to promote apprenticeships, especially in sectors where apprenticeships are not currently widespread
- Creates a federal task force that will recommend ways to promote apprenticeships
- Requires all federal agencies to review and evaluate the effectiveness of their job training programs, and consider how to best consolidate certain programs for increased accountability

IPC also focused on workforce skills in a series of meetings this summer with industry allies and federal officials including Deputy Assistant Secretary for Education for Career, Technical, and Adult Education Kim Ford.

In Europe, IPC is working in support of the European Union’s “New Skills Agenda,” which is encouraging cooperation between employers, universities, and local authorities in bridging the skills gap in several specific sectors, including advanced manufacturing.

Naturally, it remains to be seen whether these initiatives will bring about meaningful results. But the expanding efforts we’re seeing in the United States and Europe are an encouraging sign of progress to come.

To our American IPC members and friends, please help us help you by contacting your local members of Congress and expressing your support of the Collins-Cantwell legislation and the Trump administration’s apprenticeship initiatives.

Also, please let us know about your experiences and insights with worker training and education efforts. We’re eager to share knowledge and shine a spotlight on our members’ good works.

**References**

1. Findings on the Skills Gap in U.S. Electronics Manufacturing, IPC bookstore (must be purchased).
2. IPC, Education, Training & Certification
3. Apprenticeship and Jobs Training Act (S. 1352)

---

**John Mitchell** is president and CEO of IPC—Association Connecting Electronics Industries. To read past columns or to contact Mitchell, [click here](#).
Why choose Fein-Line?
Because there is a Fine Line between winning ...and the alternative.

After more than 44 years in the industry, just about everyone knows the name Dan (Baer) Feinberg.

There are few in our industry that have his experience and expertise in just about every aspect of the business. Dan knows what works, and perhaps more importantly, what doesn’t.

When additional expertise is needed, or when senior management just needs an independent opinion, companies large and small alike get the guidance of Fein-Line Associates, especially in the areas of New Product Market Entry and M&A Due Diligence.

In our business, there’s a lot on the line, not just sometimes, but every time. The line between success and the alternative can be razor thin. That’s why winning companies choose Fein-Line time after time.

Sales Training · General Marketing Assistance · New Product Market Entry
Merger and Acquisition Due Diligence · Printed Circuit Technology assessment
Market Research (It may work but will it sell) · Expert Witness assignments
Technology Transfer

Fein-Line Associates, Inc.
P.O. Box 73355, San Clemente, CA 92673-0112
(949) 498-7866
baer@feinline.com
www.feinline.com
Recent Highlights from PCB007

1. One World, One Industry: The Future of Electronics in the Automotive Industry

Automotive electronics is not a new topic. While there is a trend for both performance and luxury electronics, many of the recent conversations tend to focus on self-driving/autonomous vehicles. While the technology is exciting, it is just the tip of the iceberg.


In the M&A world, there are companies that make it easy (or at least easier) and those that make it difficult. By making the process easier, sellers should see better valuations and terms, and have a smoother deal process.

3. Flex Talk: Knowledge is Power

“What can I do to help drive cost from my design?” This is a question that I am asked routinely. That question is often followed by, “Can I get these faster?” Both questions are even more predominant when talking about flexible circuits or rigid-flex.

4. ‘Global Wisdom. Local Presence’ the Theme of HKPCA & IPC Show 2017

The 2017 International Printed Circuit & APEX South China Fair (2017 HKPCA & IPC Show) will again be staged at the Shenzhen Convention & Exhibition Center, China. This year’s edition will run from December 6–8, 2017. With the theme of “Global Wisdom. Local Presence,” it is hoped that global collective intelligence can be drawn to the show for assisting industry insiders to apply those high-end technologies into local production and enhance their business development.
5 Weiner’s World—August 2017

IPC is planning to hold a special meeting on automotive electronics for senior executives during IPC APEX EXPO 2019. The meeting will be planned and produced by the IPC Ambassador Council. Its presentations will feature senior members of the entire automotive electronics supply chain.

6 It’s Only Common Sense: Train the Youngsters and Reveal the Possibilities

There is no doubt there is a shortage of young people in our business. As we all get older, the challenge of finding young people to replace us is getting more severe. Last week in this column, we talked about finding young people in our own organizations and then nurturing them to become an integral part of our companies.

7 Hamed El-Abd: A New Beginning, Part 1

While in China recently, Barry Matties joined longtime I-Connect007 friend and contributor Hamed El-Abd of WKK to congratulate him on his upcoming retirement. They reflected on his time spent in the industry, specifically in China, how far it’s come, and where it might be headed next.

8 EPTE Newsletter: Semi-Annual Review of the Global Circuit Industry

Every piece of electronic equipment uses printed circuit boards. The circuit board industry posted mixed results for the first half of the year. Listed below is a quick snapshot of the global results as well as business trends for consumer electronics.

9 Scottish FPCB Manufacturer Flexible Technology Awarded EN9100

Rothesay-based PCB manufacturer, Flexible Technology, has just been awarded the coveted aerospace and defense approval, EN 9100, better known as AS9100.

10 All Flex Launches Analytical Service for Flexible Circuitry

All Flex assists users of flex circuits in understanding how to best apply and utilize flex. Analytical Service will help OEMs identify sources of failures and reliability risk of poorly designed flex.

For the latest PCB news and information, visit: PCB007.com
Pssst!
Are You Looking for Someone?

Place your notice in our Help Wanted section.

For just $500, your 200 word, full-column—or, for $250, your 100 word, half-column—ad will appear in the Help Wanted section of all three of our monthly magazines, reaching circuit board designers, fabricators, assemblers, OEMs and suppliers.

Potential candidates can click on your ad and submit a résumé directly to the email address you’ve provided. If you wish to continue beyond the first month, the price is the same per month. No contract required. We even include your logo in the ad, which is great branding!

To get your ad into the next issue, contact:
Barb Hockaday at barb@iconnect007.com or +1.916.608.0660 (-7 GMT)
**SALESPERSON WANTED • MAINLAND SOUTH CHINA**

**Work where you live!**

The I-Connect007 China team is seeking an experienced salesperson to generate and manage a revenue stream for our Chinese publications.

**Key Responsibilities include:**
- Sell advertising contracts for monthly magazine
- Develop and cultivate new business
- Keep timely and accurate records
- Generate and follow up on all leads
- Manage contract renewals
- Account management: work with local and international team to provide customer support
- Phone and email communications with prospects
- Occasional travel

**Requirements**
- Must be located in China Mainland, South China area preferred
- Good command of Chinese language, proficient with English speaking and writing
- Able to follow established systems and learn quickly
- Able to maintain professional external and internal relationships reflecting the company's core values
- 2-5 years' sales experience
- Experience with Microsoft Office products
- Must be highly motivated and target-driven with a proven track record for meeting quotas
- Good prioritizing, time management and organizational skills
- Create and deliver proposals tailored to each prospect's needs
- Experience in the electronics industry desirable

**Qualifications**
Successful candidates should possess a university degree or equivalent, experience with managing and cultivating leads, projecting, tracking and reporting revenue. We are looking for positive, high-energy candidates who work well in a self-managed, team-based, virtual environment.

**Compensation**
This is a base salary-plus-commission position. Compensation commensurate with experience.

**QUALIFIED CANDIDATES: CLICK HERE TO APPLY**

---

**I-Connect007**

**GOOD FOR THE INDUSTRY**

WWW.ICONNECT007CHINA.COM
Leading PCB Manufacturer Seeks Account Manager

Meiko Electronics, a global leader in PCB interconnect solutions for Tier I and II electronics companies, has expanded its global manufacturing footprint to include two campuses in China and two in Vietnam.

We are looking for a full-time account manager to introduce the company and our outstanding capabilities to new customers, primarily in the automotive space.

Key Responsibilities:
• Work directly with PCB sourcing teams to generate interest in our company
• Manage all customer relations, including scheduling onsite customer meetings with sourcing team decision makers, factory audit and qualification visits resulting in AVL status attainment
• Manage quality/engineering/logistics issues pertaining to key accounts

Qualifications:
• 3 years’ professional experience in PCB sales or similar electrical component experience
• Excellent communication and relationship building skills
• Organizational skills, with a strong attention to detail
• Knowledge of Japanese or Mandarin languages a plus

Location:
The ideal candidate will have some initial prospective customers located nearby in the Midwest region and the ability to travel as needed to our Asia-based manufacturing locations.

Competitive compensation and benefits package, including competitive base salary, generous bonus/commission plan, medical/dental/vision and life insurance, matching 401k, PTO.

apply now

American Standard Circuits
Creative Innovations In Flex, Digital & Microwave Circuits

CAM Operator

American Standard Circuits is seeking a candidate to join its team in the position of CAM operator. Applicants will need experience in using Valor/Genesis (GenFlex) CAD/CAM software with printed circuit board process knowledge to edit electronic data in support of customer and production needs. Other requirements include:

• 5+ years of experience in PCB manufacturing
• Process DRC/DFMs and distinguish valid design and manufacturing concerns
• Modify customer supplied data files and interface with customers and engineers
• Release manufacturing tooling to the production floor
• Prepare NC tooling for machine drilling, routing, imaging, soldermask, silkscreen
• Netlist test, optical inspection
• Work with production on needed changes
• Suggest continual improvements for engineering and processing
• Read, write and communicate in English
• Understand prints’ specifications
• Must be U.S. citizen or permanent resident (ITAR)
• High school graduate or equivalent

apply now
Ventec Seeking U.S. Product Manager for tec-speed

Want to work for a globally successful and growing company and help drive that success? As a U.S.-based member of the product and sales team, your focus will be on Ventec’s signal integrity materials, tec-speed, one of the most comprehensive range of products in high-speed/low-loss PCB material technology for high reliability and high-speed computing and storage applications. Combining your strong technical PCB manufacturing and design knowledge with commercial acumen, you will offer North American customers (OEMs, buyers, designers, reliability engineers and the people that liaise directly with the PCB manufacturers) advice and solutions for optimum performance, quality and cost.

Skills and abilities required:
• Technical background in PCB manufacturing/design
• Solid understanding of signal integrity solutions
• Direct sales knowledge and skills
• Excellent oral and written communication skills in English
• Experience in making compelling presentations to small and large audiences
• Proven relationship building skills with partners and virtual teams

This is a fantastic opportunity to become part of a leading brand and team, with excellent benefits.

Please forward your resume to jpattie@ventec-usa.com and mention “U.S. Sales Manager—tec-speed” in the subject line.

www.venteclaminates.com

Zentech

Experienced PCB/Assembly Professionals Needed

Find a rewarding career and become a successful leader with Zentech Manufacturing. With locations in Baltimore, Maryland, and Fredericksburg, Virginia, Zentech is rapidly growing and seeking experienced professionals in all areas:

• Operations leadership
• Engineering
• Manufacturing engineering
• Program management
• Testing
• Quality assurance

Zentech offers an excellent benefits package, including an employer-matched 401(k) program.

Established in 1998, Zentech holds an ultimate set of certifications relating to the manufacture of mission-critical printed circuit card assemblies, including ISO:9001, AS9100, DD2345, ISO 13485, J-STD 001 with space certification, and is ITAR registered. Zentech was also the first in the U.S. to re-certify for IPC 610 trusted source QML status.
**Altium Application Engineer**

The application engineer is the first contact for our customers who have technical questions or issues with our product. We value our customers and wish to provide them with highest quality of technical support.

**Key Responsibilities:**
- Support customer base through a variety of mediums
- Log, troubleshoot, and provide overall escalation management and technical solutions
- Create various types of topic based content, such as online help, online user guides, video tutorials, knowledge base articles, quick start guides and more
- Distill complex technical information into actionable knowledge that users can understand and apply
- Continually develop and maintain product knowledge

**Requirements:**
- Understanding of EDA electronic design software, schematic capture and PCB layout software
- Bachelor’s degree in electronics engineering or equivalent experience
- Sales engineering and/or support engineering experience
- Circuit simulation and/or signal integrity experience
- Understanding of ECAD/ MCAD market segments
- Understanding of micro controllers, SoC architecture and embedded systems market
- Database experience preferred (i.e., MySQL, PostgreSQL, Microsoft Access, SQL, Server, FileMaker, Oracle, Sybase, dBASE, Clipper, FoxPro) etc.
- Experience with PLM/PDM/MRP/ERP software (Program Lifecycle Management) preferred
- Salesforce experience a plus

Salary based upon experience. Comprehensive benefits package and 401k plan. Openings in USA, UK, and Germany.

For more information, contact Altium.

---

**CHEMCUT Field Service Technician**

Chemcut, a leading manufacturer of wet-processing equipment for the manufacture of printed circuit boards for more than 60 years, is seeking a high-quality field service technician. This position will require extensive travel, including overseas.

**Job responsibilities include:**
- Installing and testing Chemcut equipment at the customer’s location
- Training customers for proper operation and maintenance
- Providing technical support for problems by diagnosing and repairing mechanical and electrical malfunctions
- Filling out and submitting service call paperwork completely, accurately and in a timely fashion
- Preparing quotes to modify, rebuild, and/or repair Chemcut equipment

**Requirements:**
- Associates degree or trade school degree, or four years equivalent HVAC/industrial equipment technical experience
- Strong mechanical aptitude and electrical knowledge, along with the ability to troubleshoot PLC control
- Experience with single and three-phase power, low-voltage control circuits and knowledge of AC and DC drives are desirable extra skills

To apply for this position, please apply to Mike Burke, or call 814-272-2800.
Do you have what it takes?

MacDermid Performance Solutions, a Platform Specialty Products Company, and daughter companies manufacture a broad range of specialty chemicals and materials which are used in multi-step technological processes that enhance the products people use every day. Our innovative materials and processes are creating more opportunities and efficiencies for companies across key industries – including electronics, graphic arts, metal & plastic plating, and offshore oil production. Driving sustainable success for companies around the world, and at every step of the supply chain, takes talent. Strategic thinking. Collaboration. Execution.

The people of MacDermid Performance Solutions stand united by a guiding principle: If it doesn’t add value, don’t do it. This belief inspires a unique culture where each team member has opportunities to imagine, create, hone and optimize. Do you have what it takes? Join our growing team of over 4,000 professionals across more than 50 countries with openings in research, finance, customer service, production and more.

MacDermid Performance Solutions and its affiliates are Equal Opportunity/Affirmative Action Employers.

Technical Content Specialist

Indium Corporation is seeking a technical content specialist to guide the development of data-rich, high-level content for the company’s semiconductor and advanced assembly materials (SAAM) sales and technical literature. The technical content specialist will work with multiple departments to ensure that all externally-facing technical and sales collateral and internal training materials are consistent in format and of superior quality.

The technical content specialist will:
• Assist in the development of key content and ensure consistency of message and format across platforms
• Develop a technically-detailed understanding of Indium Corporation materials and offerings to the SAAM industry
• Curate a library of technical conference papers and associated materials, including content related to Indium Corporation materials and their performance
• Assist in the development of, and ensure consistency for SAAM promotional materials, such as product datasheets (PDS), images, brochures, whitepapers and presentations (technical and sales)
• Attend at least one technical conference and its paper session per year

Requirements:
• Technical undergraduate degree (BS in Chemistry/Physics/Metallurgy/Materials Science or Engineering discipline)
• 5 years of work experience in semiconductor assembly or advanced electronics assembly
• Excellent written and spoken English language skills; fluency in Chinese desirable
• Proven ability to work independently with verbal or written instructions

MacDermid Performance Solutions, a Platform Specialty Products Company, and daughter companies manufacture a broad range of specialty chemicals and materials which are used in multi-step technological processes that enhance the products people use every day. Driving sustainable success for companies around the world, and at every step of the supply chain, takes talent. Strategic thinking. Collaboration. Execution.

The people of MacDermid Performance Solutions stand united by a guiding principle: If it doesn’t add value, don’t do it. This belief inspires a unique culture where each team member has opportunities to imagine, create, hone and optimize. Do you have what it takes? Join our growing team of over 4,000 professionals across more than 50 countries with openings in research, finance, customer service, production and more.

MacDermid Performance Solutions and its affiliates are Equal Opportunity/Affirmative Action Employers.
NCAB Group USA is adding to our existing outside sales team in various U.S. locations:

- Ontario, California
- Itasca, Illinois
- Vancouver, Washington

This is a sales position that requires the ability to convert those cold calls into high-value customer meetings. What we are looking for:

- A “hunter” mentality
- The ability to create solid customer relationships
- A desire to excel and not settle for mediocrity
- 5+ years of experience in the PCB or semiconductor industry
- An excellent ability to present a product and do the “deep dive” during customer visits by asking open ended questions and identifying customer pain points
- The energy to move from prospecting to cold calls to getting the win
- Knowledge of “SPIN” selling
- A college degree
- Willingness to travel, domestically and globally
- U.S. citizens with a valid U.S. passport

Interested? Send your resume.

Visit us at www.NCABGroup.com

PCB Process Planner

Accurate Circuit Engineering (ACE) is an ISO 9001:2000 certified manufacturer of high-quality PCB prototypes and low-volume production for companies who demand the highest quality in the shortest time possible. ACE is seeking a skilled individual to join our team as a PCB process planner.

Responsibilities will include:

- Planning job travelers based on job release, customer purchasing order, drawings and data files and file upon completion
- Contacting customer for any discrepancies found in data during planning and CAM stage
- Consulting with director of engineering regarding technical difficulties raised by particular jobs
- Informing production manager of special material requirements and quick-turn scheduling
- Generating job material requirement slip and verify with shear clerk materials availability
- Maintaining and updating customer revisions of specifications, drawings, etc.
- Acting as point of contact for customer technical inquiries

Candidate should have knowledge of PCB specifications and fabrication techniques. They should also possess good communication and interpersonal skills for interfacing with customers. Math and technical skills are a must as well as the ability to use office equipment including computers, printers, scanners, etc.

This position requires 3 years of experience in PCB planning and a high school level or higher education.

Interested? Send your resume.

Visit us at www.acepcbc.com
Western Regional Equipment Service Technician

Technica, USA, a Western regional manufacturer's representative/distributor, has an opening for an equipment service technician covering the Western USA, including but not limited to, California, Oregon, Washington, Utah, Colorado, and Arizona. The position will be responsible for servicing our PCB fabrication equipment product line, including installation, troubleshooting, repair service, rebuild service, etc. This position requires a highly self-motivated, hands on, confident individual of the highest integrity.

Key responsibilities are to install and service equipment, conduct equipment audit, and provide technical service when appropriate to solve problems.

Required Skills:
• 2+ years of experience in a PCB manufacturing environment or similar
• Willingness to travel
• Positive “whatever it takes” attitude while operating under pressure
• Self-motivated self-starter with the ability to initiate action plans
• Ability to work independently with a strong commitment to customer satisfaction
• Understanding of electrical schematics
• Able to work in and around equipment, chemical, and environmental conditions within a PCB manufacturing facility

Please send resume.

apply now
Experienced PCB Sales Professional

With more than 30 years of experience, Prototron Circuits is an industry leader in the fabrication of high-technology, quick-turn printed circuits boards. Prototron of Redmond, Washington, and Tucson, Arizona are looking for an experienced sales professional to handle their upper Midwest Region. This is a direct position replacing the current salesperson who is retiring after spending ten years with the company establishing this territory.

The right person will be responsible for all sales efforts in this territory including prospecting, lead generation, acquiring new customers, retention, and growth of current customers. This is an excellent opportunity for the right candidate. Very competitive compensation and benefits package available.

For more information, please contact Russ Adams at 425-823-7000, or email your resume.

apply now

Process Engineer
(Redmond, Washington)

With more than 30 years of experience, Prototron Circuits is an industry leader in the fabrication of high-technology, quick-turn printed circuits boards. We are looking for an experienced PCB process engineer to join the team in our Redmond, Washington facility. Our current customer base is made up of forward-thinking companies that are making products that will change the world, and we need the right person to help us make a difference and bring these products to life. If you are passionate about technology and the future and believe you have the skills to fulfill this position, please contact Kirk Williams at 425-823-7000 or email your resume.

apply now

IPC Master Instructor

This position is responsible for IPC and skill-based instruction and certification at the training center as well as training events as assigned by company’s sales/operations VP. This position may be part-time, full-time, and/or an independent contractor, depending upon the demand and the individual’s situation. Must have the ability to work with little or no supervision and make appropriate and professional decisions. Candidate must have the ability to collaborate with the client managers to continually enhance the training program. Position is responsible for validating the program value and its overall success. Candidate will be trained/certified and recognized by IPC as a Master Instructor. Position requires the input and management of the training records. Will require some travel to client’s facilities and other training centers.

For more information, click below.

apply now
Arlon EMD, located in Rancho Cucamonga, California is currently interviewing candidates for manufacturing and management positions. All interested candidates should contact Arlon’s HR department at 909-987-9533 or fax resumes to 866-812-5847.

Arlon is a major manufacturer of specialty high performance laminate and prepreg materials for use in a wide variety of PCB (printed circuit board) applications. Arlon specializes in thermoset resin technology including polyimide, high Tg multifunctional epoxy, and low loss thermoset laminate and prepreg systems. These resin systems are available on a variety of substrates, including woven glass and non-woven aramid. Typical applications for these materials include advanced commercial and military electronics such as avionics, semiconductor testing, heat sink bonding, high density interconnect (HDI) and microvia PCBs (i.e., in mobile communication products).

Our facility employs state of the art production equipment engineered to provide cost-effective and flexible manufacturing capacity allowing us to respond quickly to customer requirements while meeting the most stringent quality and tolerance demands. Our manufacturing site is ISO 9001: 2008 registered, and through rigorous quality control practices and commitment to continual improvement, we are dedicated to meeting and exceeding our customer’s requirements.

SALES ACCOUNT MANAGER

This is a direct sales position responsible for creating and growing a base of customers. The account manager is in charge of finding and qualifying customers while promoting Lenthor’s capabilities to the customer through telephone calls, customer visits and use of electronic communications. Experience with military and medical PWB/PWA a definite plus. Each account manager is responsible for meeting a dollar level of sales per month and is compensated with salary and a sales commission plan.

Duties include:
• Marketing research to identify target customers
• Initial customer contact (cold calling)
• Identifying the person(s) responsible for purchasing flexible circuits
• Exploring the customer’s needs that fit our capabilities in terms of:
  - Market and product
  - Circuit types used
  - Quantity and delivery requirements
  - Competitive influences
  - Philosophies and finance
  - Quoting and closing orders
  - Bonding
• Submitting quotes and sales orders
• Providing ongoing service to the customer
• Problem solving
• Developing customer information profiles
• Developing long-term customer strategies to increase business
• Participate in quality/production meetings
• Assist in customer quality surveys
• Knowledgeably respond to non-routine or critical conditions and situations

Competitive salaries based on experience, comprehensive health benefits package and 401(k) Plan.
Events

For IPC Calendar of Events, click here.

For the SMTA Calendar of Events, click here.

For the iNEMI Calendar of Events, click here.

For the complete PCB007 Calendar of Events, click here.

**IMPACT Europe**
October 9–10, 2017
Brussels, Belgium

**electronicAsia**
October 13–16, 2017
Hong Kong

**IPC Flexible Circuits: HDI Forum**
October 17–19, 2017
Minneapolis, Minnesota, USA

**TPCA Show 2017**
October 25–27, 2017
Taipei, Taiwan

**productronica 2017**
(IPC Committee meetings held in conjunction with productronica)
November 14–17, 2017
Munich, Germany

**HKPCA/IPC International Printed Circuit & South China Fair**
December 6–8, 2017
Shenzhen, China

**47th NEPCON JAPAN**
January 17–19, 2018
Tokyo Big Sight, Japan

**DesignCon 2017**
January 30–February 1, 2018
Santa Clara, California, USA

**EIPC 2018 Winter Conference**
February 1–2, 2018
Lyon, France

**IPC APEX EXPO 2018 Conference and Exhibition**
February 27–March 1, 2018
San Diego, California, USA

**China International PCB and Assembly Show (CPCA)**
March 20–22, 2018
Shanghai, China

**KPCA Show 2018**
April 24–26, 2018
Kintex, South Korea

**Medical Electronics Symposium 2018**
May 16–18, 2018
Dallas, Texas, USA
Coming Soon to The PCB Magazine:

NOVEMBER:
**HDI**
Today, tomorrow and the future.

DECEMBER:
**Thermal Management**
Keeping off the hot seat.

JANUARY:
**Equipment**
Choosing the right equipment for your current and future needs.